

# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

# COMMON COURSE STRUCTURE & SYLLABI

# SEMESTER – I

S. No.	Course	Course Name	Catego	Hours per		Hours per		
	codes		ry	L	Т	Р	ts	
1.	21D57102	CMOS Digital IC Design	PC	3	0	0	3	
2.	21D06102	Microcontrollers and Programmable DigitalSignal Processors	PC	3	0	0	3	
3.	21D68101a 21D68101b 21D57104b	<b>Program Elective – I</b> Communication Buses and Interfaces Data Acquisition System Design FPGA Architectures and Applications	PE	3	0	0	3	
4.	21D68102a 21D68102b 21D38201	<b>Program Elective – II</b> Low Power VLSI Design Nano-materials and Nanotechnology Network Security and Cryptography	PE	3	0	0	3	
	21D57106	CMOS Digital IC Design Lab	PC	0	0	4	2	
6.	21D06106	Microcontrollers and Programmable Digital Signal Processors Lab	PC	0	0	4	2	
7.	21DRM101	Research Methodology and IPR	MC	2	0	0	2	
8.	21DAC101a 21DAC101b 21DAC101c	Audit Course – I English for Research paper writing Disaster Management Sanskrit for Technical Knowledge	AC	2	0	0	0	
	Total 1							



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## **COMMON COURSE STRUCTURE & SYLLABI**

## SEMESTER – II

S.No.	Course	Course Name	Catego	Ho	Hours per		Hours per		Credits
	codes		ry	L	Т	P			
1.	21D57101	CMOS Analog IC Design	PC	3	0	0	3		
2.	21D06201	Embedded System Design	PC	3	0	0	3		
3.	21D68201a 21D68201b 21D68201c	<b>Program Elective – III</b> Pattern Recognition and Machine Learning Programming Languages for Embedded Software RF IC Design	PE	3	0	0	3		
4.	21D06203a 21D68202a 21D57202	<b>Program Elective – IV</b> SoC Architecture System Design with Embedded Linux Physical Design Automation	PE	3	0	0	3		
5.	21D57105	CMOS Analog IC Design Lab	PC	0	0	4	2		
6.	21D06205	Embedded System Design Lab	PC	0	0	4	2		
7.	21D06207	Technical seminar	PR	0	0	4	2		
8.	21DAC201a 21DAC201b 21DAC201c	Audit Course – II Pedagogy Studies Stress Management for Yoga Personality Development through Life Enlightenment Skills	AC	2	0	0	0		
	Total								



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

# COMMON COURSE STRUCTURE & SYLLABI

## **SEMSTER - III**

S.No.	Course	Course Name	Categor	Hours per		Hours per		Credits	
	codes		y	L	Т	P			
1.	21D06204b 21D57204c 21D57204b	<b>Program Elective – V</b> Adhoc and Wireless Sensor Networks VLSI Signal Processing IoT and its Application	PE	3	0	0	3		
2.	21DOE301b 21DOE301c 21DOE301e	<b>Open Elective</b> Industrial Safety Business Analytics Waste to Energy	OE	3	0	0	3		
3.	21D68301	Dissertation Phase – I	PR	0	0	20	10		
4.	21D68302	Co-curricular Activities					2		
Total									

# **SEMESTER - IV**

S.No.	Course	Course Name	Category	Hours per week			Hours per week		Hours per week		Credits
	codes			L	Т	Р					
1.	21D68401	Dissertation Phase – II	PR	0	0	32	16				
Total						16					



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	CMOS DIGITAL IC DESIGN	L	Т	Р	С
21D57102		3	0	0	3
	Semester	U	•	Ī	U
Course Object	ives:				
To und	erstand the fundamental properties of digital Integrated circuits using	g bas	ic N	IOSI	ŦΕΤ
equatio	ns and to develop skills for various logic circuits using CMOS related	des	ign s	styles	5.
• The cou	urse also involves analysis of performance metrics.		-		
• To tead Pseudo	h fundamentals of CMOS Digital integrated circuit design such a logic, Combinational MOS logic circuits and Sequential MOS logic	as in circu	npor iits.	ance	of
• To tead which a	the fundamentals of Dynamic logic circuits and basic semicon- re the basics for the design of high performance digital integrated cir	ducto cuits	or m	emo	ries
Course Outcon	nes (CO): Student will be able to				
<ul><li>Demons</li><li>Estimate</li></ul>	trate advanced knowledge in Static and dynamic characteristics of Cl Delay and Power of Adders circuits.	MOS	5,		
Classify	different semiconductor memories.				
Analyze	, design and implement combinational and sequential MOS logic circ	cuits.			
Analyze     conduct	complex engineering problems critically in the domain of digitang research.	al IC	C de	sign	for
Solve er	gineering problems for feasible and optimal solutions in the core are	a of (	digit	al IC	s
UNIT - I		Leo	cture	Hrs:	
Output Low vol NMOS logic ga	tage, Gain at gate threshold voltage, Transient response, Rise time, F tes, Transistor equivalency, CMOS Inverter logic.	all ti	ime,	, Pseu	do
UNIT - II		Leo	cture	Hrs:	
combinational gates–NOR & NMOS gates a Designing with	MOS Logic Circuits: MOS logic circuits with NMOS loads, Primi NAND gate, Complex Logic circuits design–Realizing Boolean e nd CMOS gates, AOI and OIA gates, CMOS full adder, CMOS tra	tive xpre ansm	CM0 ssion issic	DS lo ns us on ga	ing tes,
UNIT - III		Leo	cture	Hrs:	
<b>Sequential MC</b> flop circuits, Cl	<b>DS Logic Circuits:</b> Behavior of bistable elements, SR Latch, Clock MOS D latch and edge triggered flip-flop	ed la	atch	and	flip
UNIT - IV		Leo	cture	Hrs:	
<b>Dynamic Log</b> transistor circu	<b>ic Circuits:</b> Basic principle, Voltage Bootstrapping, Synchronou its, Dynamic CMOS transmission gate logic, High performance	s dy Dyna	nan mic	ic p CM	ass OS
UNIT - V		Leo	rture	Hrs	
Semiconductor	• Memories: Types RAM array organization DRAM – Types On	erati	on	Leak	age
currents in DR Flash Memory-	AM cell and refresh operation, SRAM operation Leakage currents NOR flash and NAND flash.	in S	SRA	M ce	ells,
Textbooks:					
1. Neil West Edition, Pe	e, David Harris, "CMOS VLSI Design: A Circuits and Systems arson, 2010	Pers	pect	ive",	4 <sup>th</sup>
<ol> <li>Digital Inte</li> <li>CMOS Di</li> </ol>	egrated Circuit Design – Ken Martin, Oxford University Press, 2011. gital Integrated Circuits Analysis and Design – Sung-Mo Kang,	Yusı	ıf L	ebleł	vici,
Reference Boo	anion, 2011. ks:				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 2. Digital Integrated Circuits A Design Perspective, Jan M.Rabaey, AnanthaChandrakasan, Borivoje Nikolic, 2ndEdition, PHI.



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

<b>Course Code</b>	MICROCONTROLLERS AND PROGRAMMABLE	L T P C
21D06102	DIGITAL SIGNAL PROCESSORS	3 0 0 3
	Semester	I
Course Objectiv	/es:	
To learn	about ARM Microcontroller architectural features	
To under	stand the ARM 'C' Programming for various applications	
To study	the DSP processor fundamentals and its development tools	
<b>Course Outcom</b>	es (CO): Student will be able to	
Learn ab	out ARM Microcontroller architectural features	
<ul> <li>Understation</li> </ul>	nd the ARM 'C' Programming for various applications	
Study the	e DSP processor fundamentals and its development tools	
UNIT - I		Lecture Hrs:
ARM Cortex-M	x Processor: Applications, Programming model – Registers, Or	peration - modes,
Exceptions and l	Interrupts, Reset Sequence, Instruction Set (ARM and Thumb), U	nified Assembler
Language, Memo	ory Maps, Memory Access Attributes, Permissions, Bit-Band Oper	ations, Unaligned
and Exclusive Tr	ansfers. Pipeline, Bus Interfaces.	
UNIT - II		Lecture Hrs:
Exceptions, Typ	bes, Priority, Vector Tables, Interrupt Inputs and Pending	behaviour, Fault
Exceptions, Sup	ervisor and Pendable Service Call, Nested Vectored Interrupt	Controller, Basic
Configuration, S	YSTICK Timer, Interrupt Sequences, Exits, Tail Chaining, Interrup	ot Latency.
UNIT - III		Lecture Hrs:
LPC 17xx micro	controller- Internal memory, GPIOs, Timers, ADC, UART and othe	er serial
interfaces, PWM	, RTC, WDT.	
UNIT - IV		Lecture Hrs:
Programmable D	SP (P-DSP) Processors: Harvard architecture, Multi port memory,	architectural
structure of P-DS	SP- MAC unit, Barrel shifters, Introduction to TI DSP processor fan	nily
UNIT - V		Lecture Hrs:
VLIW architectu	re and TMS320C6000 series, architecture study, data paths, cross p	oaths,
Introduction to	Instruction level architecture of C6000 family, Assembly Instruction	ructions memory
addressing, for a	rithmetic, logical operations.	
Textbooks:		
1. Joseph Yiu, "7	The definitive guide to ARM Cortex-M3", Elsevier, 2nd Edition	
2. Venkatramani	B. and Bhaskar M. "Digital Signal Processors: Architecture, Progra	amming and
Applications", T	MH, 2 <sup>nd</sup> Edition.	
Reference Book	5:	<u> </u>
1. Sloss Andrew	N, Symes Dominic, Wright Chris, "ARM System Developer's Guid	te: Designing and
Optimizing", Mo	rgan Kautman Publication.	
2. Steve furber, "	ARM System-on-Chip Architecture", Pearson Education	
3. Frank Vahid a	nd Tony Givargis, "Embedded System Design", Wiley	
4. Technical refe	rences and user manuals on www.arm.com, NXP Semiconductor	
www.nxp.com an	nd Texas Instruments <u>www.t1.com</u>	



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	DATA ACQUISITION SYSTEM DESIGN	L	Т	Р	С
21D68101b	Program Elective – I	3	0	0	3
	Semester			I	
Course Objectiv	/es:				
To under	stand the different types of communication interfacebuses.				
To famil	iarize different methods of ADC's and DAC's characteristics, s peci	ficat	ions		
<ul> <li>To study</li> </ul>	thesoftwaretoolstodevelopthecodeandimplementationfordataacquisi	tion	syste	m	
Course Outcom	es (CO): Student will be able to		ž		
Students will be	able to				
Understa	nd the different types of communication interface uses.				
• Familiar	ize different methods of ADC's and DAC's characteristics, specific	atior	ıs		
Studythe	softwaretoolstodevelopthecodeandimplementationfordataacquisitio	nsvs	tem		
UNIT - I		Le	cture	Hrs:	
Fundamentals of	Data Acquisition Systems, Sensors and Transducers, Signal condit	ionir	ng -		
Introduction, Ty	bes of signal conditioning. Classes of signal conditioning. DAO Har	dwa	re. D	DAO	
Software, Comn	nunications Cabling. Parameters of a DAO System.		- )	· ·	
UNIT - II		Le	cture	Hrs:	
Data acquisition	system configuration. Computer plug in I/O. Distributed I/O. Stand	-aloi	ne or		
distributed logge	rs/controllers- Introduction, Methods of operation, Stand-alone logs	ger/c	ontro	oller	
hardware, firmwa	are & software design, Communications hardware interface, Host so	oftw	are,		
Considerations, i	nternal systems, USB overall structure, PCMCIA card				
UNIT - III		Le	cture	Hrs:	
Data Acquisition	n Systems: Hardware-Introduction, Plug-in DAQ Systems, Conver	ters	A/D	),	
Converters D/A,	Amplifier, Multiplexer/De-multiplexer, Power Management, Timi	ng S	yster	n,	
Filtering, Memo	ry Board, Bus Interface.	-			
UNIT - IV		Le	cture	Hrs:	
Communication	Bus-Bus and FireWire, Serial Communications, Wireless, Ethernet	and	Blue	tooth	,
GSM for Data A	cquisition System, PCI and PCI Express, Standard VME.				
UNIT - V		Le	cture	Hrs:	
Design of Data A	Acquisition System: Introduction to the Design, Functional Design	of h	igh-S	Speed	l
Computers-Base	d DAS, Portable DAS, Design Guidelines for High-Performance				
Multichannel.So:	ftware for Data Acquisition Systems, Introduction to LabVIEW, Ar	droi	d for	DA	<b>)</b> ,
Design of Firmw	are, Example of Implementation of a Software.				
Textbooks:					
1. Maurizio Di P	aolo Emilio "Data acquisition systems-from fundamentals to applie	d de	sign'	,	
springer, 2013.					
2.John Park and	Steve Mackay "Practical Data acquisition for instrumentation and c	ontro	ol sys	stems	"
Elsevier, 2003.					
Reference Book	S:				
1. Robert H	I King, "Introduction to Data Acquisition with LabVIEW", 2nd edit	ion,	2012	2,	
McGraw	,				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code 21D57104b	FPGA ARCHITECTURES AND APPLICATIONS Program Elective – I	L 3	T 0	P 0	C 3
212011010	Semester	•		Ĩ	
		I			
<b>Course Objective</b>	25:				
<ul> <li>To acquire</li> </ul>	knowledge about various architectures and device technologies of	PLI	D's.		
To compre	hend FPGA Architectures.				
• To analyz	e System level Design and their application for Combinationa	1 an	d Se	quen	tial
Circuits.				-	
To familia	rize with Anti-Fuse Programmed FPGAs.				
• To apply k	nowledge of this subject for various design applications.				
<b>Course Outcome</b>	s (CO): Student will be able to				
Acquire k	nowledge about various architectures and device technologies of F	PLD	s.		
Comprehe	end FPGA Architectures.				
Analyze	System level Design and their application for Combinational	an	d Se	quen	tial
Circuits.					
Familiariz	ze with Anti-Fuse Programmed FPGAs.				
Apply know	owledge of this subject for various design applications.	-			
UNIT - I		Le	cture	Hrs:	
- Read Only Me Logic Devices/Ge Cool Runner XCF UNIT - II	mories, Programmable Logic Arrays, Programmable Array Logineric Array Logic; Complex Programmable Logic Devices–Arch 3064XL CPLD, CPLD Implementation of a Parallel Adder with A Field Programmable Gate Arrays	c, Pi itect Accu Le	rogra ure c <u>mula</u> cture	mma of Xil tion. Hrs:	ble inx
Field Programm	able Cate Arrays: Organization of EPGAs EPGA Programmi	nα T	Techn		ies
Programmable Le	being block Architectures, Programmable Interconnects, and Pr	ogra	imma	ible	I/O
UNIT - III	Dedicated Specialized Components of FFOAs, and Applications C	Те	oture	Hre	
SRAM Program	mable FPCAs Introduction Programming Technology Device	Arc	hitect	IIIS.	the
Xilinx XC2000 X	(C3000 and XC4000 Architectures	AIC	inteet	urc,	the
UNIT - IV	Resolution and AC4000 Allemateures.	Le	cture	Hrs	
Anti-Fuse Progra	ammed FPGAs: Introduction Programming Technology Device	Arch	itect	ure 7	The
Actel ACT1. ACT	<sup>2</sup> and ACT3 Architectures.	nen	nicet	uic, 1	ne
UNIT - V		Le	cture	Hrs:	
Design Applicat	ions: General Design Issues, Counter Examples, A Fast Vide	$e_0$ (	Contr	oller.	Α
Position Tracker	for a Robot Manipulator, A Fast DMA Controller, Designing Co	unte	rs wi	th A	CT
devices, Designin	g Adders and Accumulators with the ACT Architecture				
Textbooks:					
1. Field Program	nmable Gate Array Technology - Stephen M. Trimberger, Sprir	nger	Inter	natio	nal
Edition.		U			
2. Digital System	ns Design - Charles H. Roth Jr, LizyKurian John, Cengage Learnir	ıg.			
<b>Reference Books</b>					
<ol> <li>Field Program</li> <li>Digital Desig</li> </ol>	mable Gate Arrays-John V.Oldfield, Richard C.Dorf, Wiley India n Using Field Programmable Gate Arrays - Pak K. Chan/Samiha	Mot	ırad,	Pears	son
<ol> <li>Low Price Ed</li> <li>Digital System</li> <li>FPGA based S</li> </ol>	nuon. ns Design with FPGAs and CPLDs-Ian Grout, Elsevier, Newnes. System Design-Wayne Wolf, Prentice Hall Modern Semiconductor	r De	sign S	Serie	s.



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	LOW POWER VLSI DESIGN	L	Т	Р	С
21D68102a	Program Elective – II	3	0	0	3
	Semester		]	[	
Course Objectiv	res:				
To unders	tand the concepts of velocity saturation, Impact Ionization and Hot	Elec	ctron	Effe	ct
• To impler	nent Low power design approaches for system level and circuit level	el me	easur	es.	
• To design	low power adders, multipliers and memories for efficient design of $(OO)$ State to the first state of the st	t sys	tems	•	
Course Outcom	es (CO): Student will be able to			<b>C</b> 1	
• Understar	id the concepts of velocity saturation, impact ionization and Hot El	ectro	on Er	rect	
Implement     Design 1a	t Low power design approaches for system level and circuit level n	neasi	ures.		
• Design to	w power adders, multipliers and memories for efficient design of sy	J	is.	Ura	
Fundamentals:	Need for Low Power Circuit Design Sources of Power Dissipa	tion	$\frac{1000}{-500}$	nis.	and
Dynamic Power	Dissipation Short Circuit Power Dissipation Glitching Power D	)issir	natio	n Sh	ort
Channel Effects	-Drain Induced Barrier Lowering and Punch Through. Surface Sc	atter	ing.	Velo	citv
Saturation, Impac	et Ionization, Hot Electron Effect.		0,		
UNIT - II		Lee	cture	Hrs:	
Low-Power Des	ign Approaches: Low-Power Design through Voltage Scaling – V	TCN	ЛOS	circu	iits,
MTCMOS circu	its, Architectural Level Approach -Pipelining and Paral	llel	Pr	ocess	ing
Approaches. Sy	vitched Capacitance Minimization Approaches: System Level I	Meas	sures,	, Circ	cuit
Level Measures,	Mask level Measures.	Ŧ			
UNIT - III			cture	Hrs:	-,
Low-Voltage I	<b>Low-Power Adders:</b> Introduction, Standard Adder Cells,	CM			ers
Adders Low-Vo	Alphe Carry Adders, Carry Look Anead Adders, Carry Select Ad	nd P	, Cal	r Sun	ave
Voltage, Low-Vo	ltage Low-Power Logic Styles.		0	Bup	pry
UNIT - IV		Lee	cture	Hrs:	
Low-Voltage L	ow-Power Multipliers: Introduction, Overview of Multiplic	atior	n, T	ypes	of
Multiplier Archit	ectures, Braun Multiplier, Baugh Wooley Multiplier, Booth Multip	olier,	Intro	duct	ion
to Wallace Tree I	Multiplier.				
UNIT - V		Lee	cture	Hrs:	
Low-Voltage Lo	w-Power Memories: Basics of ROM, Low-Power ROM Technolo	ogy,	Futu	re Tre	end
and Developmen	t of ROMs, Basics of SRAM, Memory Cell, Precharge and Equ	aliza	ation	Circ	uit,
Low-Power SRA	AM Technologies, Basics of DRAM, Self-Refresh Circuit, $F(DRAM)$	uture		ena	and
Textbooks.					
1.CMOS Digital	Integrated Circuits – Analysis and Design – Sung-Mo Kang,	Yus	uf L	ebleh	vici.
TMH, 2011.					,
2. Low-Voltage,	Low-Power VLSI Subsystems - Kiat-Seng Yeo, Kaushik Roy, T	ΜH	Prof	essio	nal
Engineering.					
Reference Book	5 <b>:</b>				
1. Introduction to Press, 2011.	b VLSI Systems: A Logic, Circuit and System Perspective – Min	ng-B	O L	in, C	RC
2.Low Power CM	IOS Design – AnanthaChandrakasan, IEEE Press/Wiley Internation	nal, 1	1998.		
3. Low Power C	MOS VLSI Circuit Design – Kaushik Roy, Sharat C. Prasad, Joh	n W	ïley	& Sc	ons,
2000.					



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	NANOMATERIALS AND NANOTECHNOLOGY	L	Т	P	С
21D68102b	Program Elective – II	3	0	0	3
	Semester			I	
Course Objectiv	/es:				
To unders	tand the basic idea behind the design and fabrication of nano scale	syste	ems.		
• To unders	stand and frmulate new engineering solutions for current problems	and	tech	nolo	ries
for future	applications.				>
To acquir	e knowledge on the operation of fabrication and characterization d	evic	es to	achi	eve
precisely	designed systems	0 1 10	00 00	uem	0.0
Course Outcom	es (CO): Student will be able to				
Understar	ad the basic science behind the design and fabrication of nano scale	evete	me		
• Understar	and formulate new angineering solutions for current problem	sysu o on	d co	mpo	ing
technolog	ies for future applications.	5 all	u co	mpe	ing
• Make int	er disciplinary projects applicable to wide areas by clearing	and	1 fix	ing	the
boundarie	in system development.			0	
• Gather de	etailed knowledge of the operation of fabrication and characterize	zatio	n de	vices	s to
achieve p	recisely designed systems.				
UNIT - I		Lee	cture	Hrs	
Introduction of	nano materials and nanotechnologies, Features of nanostructures,	Ар	plica	tions	s of
nano materials an	nd technologies. Nano dimensional Materials 0D, 1D, 2D structures	s - S	ize I	Effec	ts –
Fraction of Surf	ace Atoms -Specific Surface Energy and Surface Stress - Effective	ct or	n the	Lat	tice
Parameter – Ph	onon Density of States - the General Methods available for	the	Synt	hesis	of
Nanostructures –	- precipitate – reactive– hydrothermal/solvo thermal methods – s	uitab	ility	of s	uch
methods for scali	ng – potential Uses.	_			
UNIT - II		Lee	cture	Hrs	
Fundamentals of	nanomaterials, Classification, Zero-dimensional nanomaterials,	One	-dim	ensio	mal
nanomaterials, T	wo-dimensional nano materials, three dimensional nanomaterials.	LOW	Dim	ensic	mal
Nanomaterials a	nd its Applications, Synthesis, Properties and applications of L	OW	Dim	ensic	mal
Carbon-Related	Nanomaterials.	-			
UNIT - III		Leo	cture	Hrs	
Micro- and Nar mechanical Syst	ems (MEMS), Advantages and Challenges of MEMS, Fabrication	to N on T	licro echr	olog	ctro jes,
Surface Microma	Ichining, Bulk Micromachining, Molding. Introduction to Nano Pho	mics	•	TT	
UNIT - IV		Lee	cture	Hrs	.1
Introduction, Sy	inthesis of UNIs - Arc-discharge, Laser-ablation, Catalytic	grov	vth,	Gro	wth
CNT <sup>3</sup> <sup>2</sup> Electric	INT'S - Multi-walled hanolubes, Single-walled hano lubes Opti-		prop	erties	5 OI
Applications of (	al transport in perfect nanotubes, Applications as case studies	s. 5	mine	2818	and
Applications of C	_IN 1 S.	La	oturo	Ura	
UNII - V Formoolootrio ma	barials coating molecular electronics and Nano electronics	Lec	logi		and
renoelectric ina	aerials, coaling, molecular electronics and Nano electronics,	DIC	nogi	car	and
Textbooks.	iembrane based apprication, porymer based apprication.				
1 Kenneth IK	labunde and Ryan M Richards "Nanoscale Materials in Chemis	try"	200	ledit	ion
I. Iohn Wiley a	nd Sons 2009	, in y	, 210	icuit	lon,
2. I Gusev ar	d A Rempel, "Nanocrystalline Materials". Cambridge Inter	natio	nal	Scie	nce
Publishing 1	stIndian edition by Viva Books Pyt. Ltd. 2008.				
3. B.S.Murtv.P.	Shankar, Baldev Raj, B.B.Rath, James Murdav. "Na	nosc	ienc	е	and
Nanotechnol	ogy", Tata McGrawHill Education 2012.				



## M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

]	Reference Books:									
1	1. Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.									
2	Digital Integrated Circuits - A Design Perspective, Jan M.Rabaey, AnantChandrakas	an,								
	Borvivoje Nikolic, 2nd Edition, PHI.									



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## **COMMON COURSE STRUCTURE & SYLLABI**

Course Code	NETWORK SECURITY AND CRYPTOGRAPHY	L	Т	Р	С
21D38201	<b>Program Elective – II</b>	3	0	0	3
	Semester		]	[	
Course Objectiv	/es:				
To identi	fy and utilize different forms of cryptography techniques.				
To incor	porate authentication and security in the network applications.				
To distin	guish among different types of threats to the system and handle the	sam	e.		
Course Outcom	es (CO):				
Identify	and utilize different forms of cryptography techniques.				
Incorpora	ate authentication and security in the network applications.				
Distingut	ish among different types of threats to the system and handle the same	me.			
UNIT - I		Le	cture	Hrs:	
Security: Need,	security services, Attacks, OSI Security Architecture, one-time p	assv	vords	, Mo	del
for Network see	curity, Classical Encryption Techniques like substitution cipher	rs, 🛛	Frans	posit	ion
ciphers, Cryptana	alysis of Classical Encryption Techniques.				
UNIT - II		Le	cture	Hrs:	
Number Theory	: Introduction, Fermat's and Euler's Theorem, The Chinese Rem	nainc	ler T	heore	em,
Euclidean Algori	thm, Extended Euclidean Algorithm, and Modular Arithmetic.				
UNIT - III		Le	cture	Hrs:	
Private-Key (Sy	mmetric) Cryptography: Block Ciphers, Stream Ciphers, RC4 Str	ream	ciph	er, D	ata
Encryption Stand	lard (DES), Advanced Encryption Standard (AES), Triple DES, RO	C5, I	DEA	, Lin	ear
and Differential	Cryptanalysis.				
UNIT - IV		Le	cture	Hrs:	
Public-Key (As	ymmetric) Cryptography: RSA, Key Distribution and Man	agen	nent,	Dif	fie-
Hellman Key Ex	change, Elliptic Curve Cryptography, Message Authentication Code	e, ha	sh fu	nctic	ons,
message digest a	lgorithms: MD4 MD5, Secure Hash algorithm, RIPEMD-160, HMA	AC.			
UNIT - V		Le	cture	Hrs:	
Authentication	and System Security: IP and Web Security Digital Signatures,	Digi	tal S	ignat	ure
Standards, Auth	entication Protocols, Kerberos, IP security Architecture, Encaps	sulat	ing S	Secu	rity
Payload, Key M	anagement, Web Security Considerations, Secure Socket Layer, S	Secu	re El	ectro	nic
Transaction Intru	ders, Intrusion Detection, Password Management, Worms, viruse	s, T	rojan	s, Vi	rus
Countermeasures	, Firewalls, Trusted Systems.				
Textbooks:					
1. William	Stallings, "Cryptography and Network Security, Principles and Prac	ctice	s", P	earso	n
Educatio	n, 3rd Edition.				
2. Charlie H	Kaufman, Radia Perlman and Mike Speciner, "Network Security, Pr	ivat	e		
Commu	nication in a Public World", Prentice Hall, 2 <sup>ND</sup> Edition.				
Reference Book	5:				_
1 Christopher M	King ErtemOsmanogly Curtis Dalton "Security Architecture De	sim	,		

1. Christopher M. King, ErtemOsmanoglu, Curtis Dalton, "Security Architecture, Design Deployment and Operations", RSA Pres,



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## **COMMON COURSE STRUCTURE & SYLLABI**

2. Stephen Northcutt, LenyZeltser, Scott Winters, Karen Kent, and Ronald W. Ritchey, "Inside

Network Perimeter Security", Pearson Education, 2 ndEdition

3. Richard Bejtlich, "The Practice of Network Security Monitoring: Understanding Incident

Detection and Response", William Pollock Publisher, 2013.



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	CMOS DIGITAL IC DESIGN LAB	L	Т	Р	С
21D57106		0	0	4	2
	Semester			Ι	
Course Objecti	ves:				
<ul> <li>To expla</li> </ul>	in the VLSI Design Methodologies using any VLSI design tool.				
<ul> <li>To grasp</li> </ul>	the significance of various design logic Circuits in full-custom I	C De	sign.		
<ul> <li>To expla</li> </ul>	in the Physical Verification in Layout Extraction.				
• To fully	appreciate the design and analyze of CMOS Digital Circuits.				
<ul> <li>To grasp</li> </ul>	the Significance of Pre-Layout Simulation and Post-Layout Sim	ulati	on.		
<b>Course Outcon</b>	nes (CO):				
<ul> <li>Explain t</li> </ul>	he VLSI Design Methodologies using any VLSI design tool.				
Grasp the	e significance of various design logic Circuits in full-custom IC I	Desig	"n.		
<ul> <li>Explain t</li> </ul>	he Physical Verification in Layout Extraction.				
<ul> <li>Fully apprendicts</li> </ul>	preciate the design and analyze of CMOS Digital Circuits.				
Grasp the Signif	icance of Pre-Layout Simulation and Post-Layout Simulation.				
List of Experin	nents:				
The students an	re required to design and implement the Circuit and Lay	yout	of a	iny	TEN
Experiments usi	ng CMOS 130nm Technology.				
1 1 0					
1. Inverter Chai	racteristics.				
2. NAND and F	NOK Gate				
3. AUR and AP	NOR Gate				
4. 2.1 Multiplez	Kel				
5. Full Addel 6. DS Latah					
7 Clock Divide	5 f*				
8 IK-Flin Flon	21				
9 Synchronous	Counter				
10. Asynchrono	us Counter				
11 Static RAM	Cell				
12. Dynamic Lo	gic Circuits				
13. Linear Feed	back Shift Register				
	0				
Lab Requireme	ents:				
Software:					
Mentor	Graphics Tool/ Cadence/ Synopsys/Industry Equivalent Standard	l Sof	tware	:	
Hardware:					
Persona	l Computer with necessary peripherals, configuration and operation	ing S	ysten	1.	



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

<b>Course Code</b>	MICROCONTROLLERS AND PROGRAMMABLE	L	Т	P	С
21D06106	DIGITAL SIGNAL PROCESSORS LAB	0	0	4	2
	Semester			Ι	
Course Object	ives:				
<ul> <li>To writ</li> </ul>	te the ARM 'C' programming for applications				
<ul> <li>To und</li> </ul>	erstand the interfacing of various modules with ARM 7/ ARM Co	ortex	-M3		
• To deve	elop assembly and C Programming for DSP processors				
Course Outcon	mes (CO):				
• Install,	configure and utilize tool sets for developing applications based	on A	RM p	roces	sor
core.					
• Design	and develop the ARM7 based embedded systems for various appl	icatio	ons.		
• Develo	p application programs on ARM and DSP development boards be	oth ir	n asse	mbly	and
C.					
• Design	and Implement the digital filters on DSP6/13 processor.				
• Analyz	e the hardware and software interaction and integration.				
List of Experii	nents:			40.01	
Part A) Experi	ments to be carried out on Cortex-ivix development boards and us	sing	JNU	1001-	
1 Blink on I EI	with software delay delay generated using the SysTick timer				
2 System clock	real time alteration using the PLL modules				
3 Control inter	sity of an LED using PWM implemented in software and hardware	ire			
4. Control an L	ED using switch by polling method, by interrupt method and flas	h the	LED	once	;
every five swite	ch presses.			01100	
5. UART Echo	Test.				
6. Take analog 7. Temperature	readings on rotation of rotary potentiometer connected to an ADC indication on an RGB LED	C cha	nnel.		
8. Mimic light	intensity sensed by the light sensor by varying the blinking rate of	f an I	LED.		
9. Evaluate the	various sleep modes by putting core in sleep and deep sleep mod	es.			
10. System rese	et using watchdog timer in case something goes wrong.				
11. Sample sou	nd using a microphone and display sound levels on LEDs.				
Part B) Experi	ments to be carried out on DSP C6713 evaluation kits and using G	Code	Com	poser	
Studio (CCS)					
12. To develop	an assembly code and C code to compute Euclidian distance betw	veen	any t	WO	
points	accomplex and and attracted in the interest of a smallel as well at the interest of a smallel as well.				
15. To develop	assembly code and study the implanant of parallel, serial and mixed	exec	uuon	_	
14. To develop	assention and C code for implementation of convolution operation and implement filters in C to enhance the features of given input s	ni equiei	nce/si	ona	
15. 10 design a	na implement inters in C to emilance the reatures of given input s	eque	100/31	Sna	
Software Requ	irements:				
Keil for ARM,	Code Composer Studio				
Hardware Req	uirements:				
ARM Cortex M	Ix Development Boards, TI TMS C6713 evaluation kit				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	<b>RESEARCH METHODOLOGY AND IPR</b>	L	Τ	Р	С
21DRM101	<b>6</b>	2	0	0	2
	Semester			l	
Course Object	ivon				
Course Object	IVES:				
Identify     Inders	an appropriate research problem in their interesting domain.	esis ren	ort		
Unders	tand the Prenaration of a research project thesis report	coro rep	011.		
Unders	tand the law of natent and convrights				
Unders	tand the Adequate knowledge on IPR				
Course Outco	<b>nes</b> ( <b>CO</b> ): Student will be able to				
Analyz	e research related information				
Follow	research ethics				
Unders	tand that today's world is controlled by Computer, Information Te	chnolog	gy, but	tom	orrow
world y	vill be ruled by ideas, concept, and creativity.				
Unders	tanding that when IPR would take such important place in growth of	individ	uals &	natio	n, it is
needles	s to emphasis the need of information about Intellectual Property Ri	ght to b	e prom	noted a	imong
student	s in general & engineering in particular.				
<ul> <li>Unders</li> </ul>	tand that IPR protection provides an incentive to inventors for f	urther	researc	h wor	k and
investn	nent in R & D, which leads to creation of new and better products	, and in	turn b	orings	about,
econon	nic growth and social benefits.				
UNIT - I	Lecture Hrs	• •	6	1	
Meaning of re	search problem, Sources of research problem, Criteria Character	1stics o	t a go	od re	search
problem, Error	s in selecting a research problem, scope, and objectives of research	proble	m. Ap	proac	hes of
investigation (	of solutions for research problem, data collection, analysis,	interpr	etation,	Nec	essary
Instrumentation	S Lesture Hrs				
UNII - II Effective literer	Lectule His	iva taal	miaal .	itino	how
to write report	Paper Developing a Research Proposal Format of research pro	nosal	nincal v	ntatio	, now
assessment by a	review committee	posai,	a prese	mano	n and
	Lecture Hrs				
Nature of Intell	ectual Property: Patents Designs Trade and Convright Process of P	atentino	and D	evelor	ment
technological r	esearch innovation natenting development International Scenario	Intern	ational	coope	eration
on Intellectual	Property Procedure for grants of patents Patenting under PCT	. meerm	utionui	coope	iunon
UNIT - IV	Lecture Hrs				
Patent Rights:	Scope of Patent Rights, Licensing and transfer of technology, Patent	informa	tion an	d data	bases.
Geographical I	ndications.				
UNIT - V					
New Developn	nents in IPR: Administration of Patent System. New developments	in IPR;	IPR o	f Biol	ogical
Systems, Comp	uter Software etc. Traditional knowledge Case Studies, IPR and IITs				U
Textbooks:					
1. Stua	urt Melville and Wayne Goddard, "Research methodology: an ir	troduct	ion foi	scier	ice &
enginee	ering students'"				
2. Way	ne Goddard and Stuart Melville, "Research Methodology: An Introdu	ction"			
<b>Reference Boo</b>	ks:				
1. Ra	njit Kumar, 2nd Edition, "Research Methodology: A Step by Step Gu	ide for			
beg	inners"				
2. Ha	lbert, "Resisting Intellectual Property", Taylor & amp; Francis Ltd ,20	07.			
3. Ma	yall, "Industrial Design", McGraw Hill, 1992.				
4. Nie	ebel, "Product Design", McGraw Hill, 1974.				



## M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

- 5. Asimov, "Introduction to Design", Prentice Hall, 1962.
- 6. Robert P. Merges, Peter S. Menell, Mark A. Lemley, "Intellectual Property in New Technological Age", 2016.



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	CMOS ANALOG IC DESIGN	L	Т	Р	C
21D57101		3	0	0	3
	Semester		Ι	Ι	
<b>Course Objectiv</b>	/es:				
• This cou	rse focuses on theory, analysis and design of analog integrated	circ	cuits	in b	oth
Bipolar a	and Metal-Oxide-Silicon (MOS) technologies.				
Basic des	sign concepts, issues and tradeoffs involved in analog IC design are	expl	lored	•	
• Intuitive	understanding and real-life applications are emphasized throughout	the	cours	se.	
• To learn	about Design of CMOS Op Amps, Compensation of Op Amps,	Des	ign o	of Tv	vo-
Stage Op	Amps, Power Supply Rejection Ratio of Two-Stage Op Amps, Ca	isca	le Op	o Am	ps,
Measure	ment Techniques of OP Amp.		~		
• To know	v about Characterization of Comparator, Two-Stage, Open-Lo	op (	Comp	barato	ors,
Improvin	ig the Performance of Open-Loop Comparators, Discrete-Time Con	npara	ators	etc.	
Course Outcom	es (CO): Student will be able to				
• Design M	OSFET based analog integrated circuits.				
• Analyze a	analog circuits at least to the first order.				
Appreciat	te the trade-offs involved in analog integrated circuit design.				
Understar	nd and appreciate the importance of noise and distortion in analog ci	rcui	ts.		
• Analyze	complex engineering problems critically in the domain of analog	og I(	C de	sign	for
conductin	g research.				
Solve eng	ineering problems for feasible and optimal solutions in the core area	a			
UNIT - I		Lee	cture	Hrs:	
Basic MOS De	evice Physics: General Considerations, MOS I/V Characteristics	s, Se	econo	l Or	der
effects, MOS De	vice models and MOS Capacitor. Short Channel Effects and Devic	e M	odels	s. Sin	gle
Stage Amplifiers	s – Basic Concepts, Common Source Stage, Source Follower, Com	mon	Gat	e Sta	.ge,
Cascode Stage.		<b>T</b>			
		Lee	cture	Hrs:	
Differential Am	<b>plifiers:</b> Single Ended and Differential Operation, Basic Differenti	al Pa	air, C	Comm	ion
Mode Response	, Differential Pair with MOS loads, Gilbert Cell. Passive an	d Ao	ctive	Curr	ent
Mirrors – Basic	Current Mirrors, Cascode Current Mirrors, Active Current Mirrors.	Cur	rent	Steer	ing
		T.a.		Line	
UNII - III Emaguanay, Dag	nonce of Amplification Considerations Common Source			HIS:	-
Frequency Kes	mon Cota Staga Casada Staga Differential Dair Noisa	t Di Turna	lage,	SOU No	ice
Penresentation of	f Noise in circuits Noise in single stage amplifiers Noise in Different	r ype mtia	75 UI 1 Daii	no.	150,
	i Noise in circuits, Noise in single stage amplifiers, Noise in Differe		I Fall	Ura.	
Feedback Ampl	ifiars: General Considerations Feedback Topologies Effect of Loa	ling	One	ratio	nəl
$\frac{1}{\text{Amplifiers}} = G_{\text{fig}}$	eneral Considerations. One Stage On Amps. Two Stage On Amps.	Ga Ga	in R	oosti	ng
Common – Mo	ode Feedback Input Range limitations Slew Rate Power S	unn	lv Re	viecti	$n_{\mathcal{S}},$
Noise in Op Am	os Stability and Frequency Compensation	upp	ly ICC	Jeeu	011,
UNIT - V		Le	cture	Hrs	
Comparators:C	haracterization of comparator. Two-Stage. Open-Loop comparato	Drs.	Othe	r On	en-
Loop Comparat	ors. Improving the Performance of Open-Loop Comparators	. D	iscre	te-Ti	me
Comparators.		, _			-
Textbooks:					



## M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## COMMON COURSE STRUCTURE & SYLLABI

1. B.Razavi, "Design of Analog CMOS Integrated Circuits", 2<sup>nd</sup>Edition, McGraw Hill Edition2016.

2. Paul.R.Gray& Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", Wiley, 5<sup>th</sup>Edition, 2009.

## **Reference Books:**

- 1.T.C.Carusone, D.A.Johns&K.Martin, "Analog Integrated Circuit Design", 2<sup>nd</sup>Edition, Wiley, 2012.
- 2. P.E.Allen&D.R.Holberg, "CMOS Analog Circuit Design", 3<sup>rd</sup> Edition, Oxford University Press, 2011.
- 3. R.Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", 3<sup>rd</sup>Edition, Wiley, 2010.

4. Adel S. Sedra, Kenneth C. Smith, Arun, "Microelectronic Circuits", 6<sup>th</sup>Edition, Oxford University Press



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	EMBEDDED SYSTEMS DESIGN	L	Т	Р	С
21D06201		3	0	0	3
	Semester		Ι	I	
Course Objectiv	/es:				
<ul> <li>To differ</li> </ul>	entiate between a General purpose and an Embedded System.				
<ul> <li>To provide</li> </ul>	de knowledge on the building blocks of Embedded System.				
To under	rstand the requirement of Embedded firmware and its role in API.				
Course Outcom	es (CO): Student will be able to				
• Expected Systems.	I to differentiate the design requirements between General Purpos	se an	d En	nbedo	ded
<ul> <li>Expected</li> </ul>	to acquire the knowledge of firmware design principles.				
<ul> <li>Expected</li> </ul>	to understand the role of Real Time Operating System in Embedde	ed D	esign	l <b>.</b>	
To acqui	ire the knowledge and experience of task level Communication i	n an	y Ĕn	nbed	ded
System.			5		
UNIT - Í		Lee	cture	Hrs:	
Introduction to E	mbedded Systems: Definition of Embedded System, Embedded Sy	stem	s Vs	Gene	eral
Computing Syste	ms, History of Embedded Systems, Classification, Major Applicati	on A	reas,	,	
Purpose of Embe	dded Systems,				
Characteristics an	nd Quality Attributes of Embedded Systems.				
UNIT - II		Lee	cture	Hrs:	
Typical Embedde	ed System: Core of the Embedded System: General Purpose and Do	omai	n Spe	ecific	
Processors, ASIC	Cs, PLDs, Commercial Off-The-Shelf Components (COTS), Memory	ry: R	OM,	RAN	Л,
Memory according	ng to the type of Interface, Memory Shadowing, Memory selection	for E	Embe	dded	
Systems, Sensors Interfaces. DDR	s and Actuators, Communication Interface: Onboard and External C , Flash, NVRAM	Comr	nunic	atior	1
UNIT - III		Lee	cture	Hrs:	
Embedded Firmv	vare: Reset Circuit, Brown-out Protection Circuit, Oscillator Unit, I	Real	Time	e Clo	ck,
Watchdog Timer	, Embedded Firmware Design Approaches and Development Langu	lage	s.		
UNIT - IV		Lee	cture	Hrs:	
RTOS Based Em	bedded System Design: Operating System Basics, Types of Operat	ing S	Syste	ms,	
Tasks, Process ar	nd Threads, Multiprocessing and Multitasking, Task Scheduling.				
UNIT - V		Lee	cture	Hrs:	
Task Communica	ation: Shared Memory, Message Passing, Remote Procedure Call and	nd So	ocket	s, Ta	sk
Synchronization:	Task Communication/Synchronization Issues, Task Synchronization	on T	echni	ques	,
Device Drivers, I	How to Choose an RTOS.				
Textbooks:					
1. Introduct	tion to Embedded Systems - Shibu K.V, Mc Graw Hill.				
<b>Reference Book</b>	S:				
1. Embedde	ed Systems - Raj Kamal, TMH.				
2. Embedde	ed System Design - Frank Vahid, Tony Givargis, John Wiley.				
3. Embedde	ed Systems – Lyla, Pearson, 2013				
4. An Embe	edded Software Primer - David E. Simon, Pearson Education.				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	PATTERN RECOGNITION AND MACHINE LEARNING	L	Т	Р	С
21D68201a	Program Elective – III	3	0	0	3
	Semester		Ι	I	
Course Object	ivoc•				
• To und	erstand the mathematical formulation of natterns				
To und     To stud	y the various linear models				
<ul> <li>To stud</li> <li>To under</li> </ul>	erstand the basic classifiers				
To did	inguish different models				
Course Outcor	nes (CO):				
Student will be	able to				
• Learn f	he basics of pattern classes and functionality				
Constru	ict the various linear models				
Underst	tand the importance kernel methods				
• Learn f	he Markov and Mixed models				
UNIT - I		Leo	eture	Hrs	
Introduction to	• Pattern recognition: Mathematical Formulation and Basic Fun	ctior	nal E	anati	on
Reduction of D	Dimensionality. Experiments in Pattern Classification. Backward Pr	oced	ure f	for B	oth
Feature Order	ing- and Pattern Classification, Suboptimal Sequential Patte	ern	Reco	gniti	on,
Nonparametric	Design of Sequential Pattern Classifiers, Analysis of Optimal Pe	erfori	nance	e and	d a
Multiclass Gene	eralization				
UNIT - II		Leo	cture	Hrs:	
Linear Models	: Linear Basis Function Models - Maximum likelihood and least squa	ares,	Geor	netry	' of
least squares,	Sequential learning, Regularized least squares, Multiple outputs, T	he B	ias-V	/aria	nce
Decomposition,	, Bayesian Linear Regression -Parameter distribution, Predic	tive,	Equ	iivale	ent,
Bayesian Mode	el Comparison, Probabilistic Generative Models-Continuous inp	outs	, Ma	axim	um
likelihood solu	tion, Discrete features, Exponential family, Probabilistic Discrim	inati	ve M	lodel	S -
Fixed basis fur	nctions, Logistic regression, Iterative reweighted least squares, N	Aultic	class	logis	stic
regression, Prot	bit regression, Canonical link functions	-			
UNIT - III		Leo	cture	Hrs:	1 1
Kernel Method	is: Constructing Kernels, Radial Basis Function Networks - Nadaray	ya-W	atson	i moo	iel,
Gaussian Proce	esses -Linear regression revisited, Gaussian processes for regression	ion,	Learr	ning	the
nyper paramete	rs, Automatic relevance determination, Gaussian processes for class	inca Iowin	uon,		ace
Classifiers Over	value class distributions Palation to logistic regression Multiple		lum VMa	SV	giii Ma
for regression	Computational learning theory Relevance Vector Machines- RV	ass S M fo	v IVIS	, ov. ressi	on
Analysis of snar	rsity RVM for classification	101 10	1 105	,10351	011,
UNIT - IV		Leo	cture	Hrs:	
Graphical Mo	dels: Bayesian Networks, Example: Polynomial regression, Ge	enera	tive	mode	els,
Discrete variab	bles, Linear-Gaussian models, Conditional Independence- Three	exar	nple	grap	ohs,
Dseparation, M	arkov Random Fields -Conditional independence properties, Factori	izatio	n pro	operti	ies,
Illustration: Ima	age de-noising, Relation to directed graphs, Inference in Graphical M	Mode	els- Ir	fere	nce
on a chain, Tr	rees, Factor graphs, The sum-product algorithm, The max-sum	algo	rithm	n, Ex	act
inference in ger	eral graphs, Loopy belief propagation, Learning the graph structure.				
UNIT - V		Leo	cture	Hrs:	
Mixture Mode	Is and EM algorithm: K-means Clustering-Image segmentation	and	comp	ressi	on,
Mixtures of Ga	ussians-Maximum likelihood, EM for Gaussian mixtures, An Alt	ernat	ive V	View	of
EMGaussian m	ixtures revisited, Relation to K-means, Mixtures of Bernoulli disti	rıbutı	lons,	ΕM	IOL



## M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## **COMMON COURSE STRUCTURE & SYLLABI**

Bayesian linear regression, The EM Algorithm in General, Combining Models- Tree-based Models, Conditional Mixture Models- Mixtures of linear regression models, Mixtures of logistic models, Mixtures of experts.

## **Textbooks:**

1.Sequential methods in Pattern Recognition and Machine Learning-K.S.Fu, Academic Press, volume no.52.

2. Pattern Recognition and Machine Learning- C. Bishop-Springer, 2006.

## **Reference Books:**

1.Pattern Classification- Richard o. Duda, Peter E. hart, David G. Stork, John Wiley& Sons, 2<sup>nd</sup> Ed., 2001.

2. The elements of Statistical Learning- Trevor Hastie, Robert Tibshirani, Jerome H. Friedman, Springer, 2nd Ed., 2009



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

<b>Course Code</b>	PROGRAMMING LANGUAGES FOR EMBEDDED	L	Т	P	С
21D68201b	SOFTWARE	3	0	0	3
	Program Elective – III				
	Semester		Ι	I	
Course Objectiv	7051				
To intro	cs.	orin	DEI		to
<ul> <li>To finition</li> <li>To distin</li> </ul>	auish between Procedural and $OOP$ language. Introduce features of	f OO	, ELI De et	CL, C	ic.
To distin     To demo	nstrate the development of some typical applications using differen	t Dro	oran	c. min	r
<ul> <li>To define</li> <li>language</li> </ul>	s.		gran	1111112	5
Course Outcom	es (CO):				
Students will be	able to:				
Introduce	e students to various programming languages like C, C++, Java scrip	pt, P	ERL,	etc.	
Distingut	ish between Procedural and OOP language, Introduce features of O	OPs	etc.		
<ul> <li>Demonst</li> </ul>	rate the development of some typical applications using different P	rogr	ammi	ng	
language	S	1			
UNIT - I		Lee	cture	Hrs:	
Embedded 'C' I	<b>Programming:</b> Bitwise operations, Dynamic memory allocation, O	S se	rvice	s,	
linked stack and	queue, Sparse matrices, Binary tree, Interrupt handling in C, Code (	optin	nzatı	on	
issues, Writing L	CD drives, LED drivers, Drivers for serial port communication, En	nbed	ded		
Software Develo	pment Cycle and Methods (waterfall, Aglie).	La		T Luca	
UNII - II Object Oriented	Programming Interduction to an advertised with the dular shiest arised	Lee	sture	HIS:	
Diject Oriented	<b>Programming:</b> Introduction to procedural, modular, object offent	eu a	na ge	hore	;
methods data en	capsulation data	Jala	mem	0015,	
Abstraction and i	nformation hiding, inheritance, polymorphism.				
UNIT - III		Lee	cture	Hrs:	
<b>CPP</b> Programm	ing: 'cin', 'cout', formatting and I/O manipulators, new and delete	oper	ators	•	
Defining a class,	data members and methods, 'this' pointer, constructors, destructors	s, frie	end fi	uncti	on,
dynamic memory	allocation.				
UNIT - IV		Lee	cture	Hrs:	
Overloading and	I Inheritance: Need of operator overloading, overloading the assig	gnme	nt,		
overloading using	g friends, type conversions, single inheritance, base and derived cla	sses.	frier	nd	
classes, types of	nheritance, hybrid inheritance,				
multiple inheritar			1 /	1	
Templates: Fund	ction template and class template, member function templat	es a	ind t	emp	ate
arguments		La		IIman	
UNII - V Excention Hand	ling: Syntax for exception handling code: try catch throw Multiple	o Ev	conti	nis:	
Scrinting Langu	ages: Overview of Scripting Languages – PERL, CGL VB Script	C LA Iava	Scrit	ons. ht	
PERL: Operators	Statements Pattern Matching etc. Data Structures, Modules, Object	cts. 7	Fied		
Variables. Inter n	rocess Communication Threads, Compilation & Line Interfacing.				
Textbooks:	, the frame of the second seco				
1. Michael J. Por	t, "Embedded C", Pearson Education, 2ndEdition, 2008				
2.Robert Sedgew	ick, "Algorithms in C++", Addison Wesley PublishingCompany, 1	999.			
Reference Book	S:				
1. Randal L. Sch	wartz, "Learning Perl", O'Reilly Publications, 6th Edition2011				
2.Michael Berma	n, "Data structures via C++", Oxford UniversityPress, 2002				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	<b>RF IC DESIGN</b>	L	Т	Р	С
21D68201c	Program Elective – III	3	0	0	3
	Semester		Ι	Ι	
		1			
<b>Course Objectiv</b>	es:				
To introd	luce students the concept of tuned circuit, matching network, reflec	tion	coeff	icien	ts,
transmiss	ion lines and MOS high frequency behavior etc.				
To demo	nstrate design of High Frequency Amplifiers.				
To introd	luce various types of Power Amplifiers and PLLs				
Course Outcome	es (CO):				
Students will be a	able to				
Introduce	e students the concept of tuned circuit, matching network, reflection	1 coe	fficie	ents,	
transmiss	ion lines and MOS high frequency behavior etc.				
• Demonst	rate design of High Frequency Amplifiers.				
Introduce	e various types of Power Amplifiers and PLLs				
UNIT - I		Lee	cture	Hrs:	
<b>RF</b> Tuned Circu	its: RF systems – Basic architectures, Maximum Power Transfer, 1	Passi	ve R	LC	-
Networks, Paralle	el RLC tank, Q, Series RLC networks, matching, Pi match, T match	h, Pa	ssive		
components in IC	: Resistors, capacitors, Inductors, Transceiver Architectures.				
UNIT - II		Lee	cture	Hrs:	
Nonlinearity and	Reflection Coefficient: Nonlinearity and Time Variance of syste	m, se	ensiti	vity	
and dynamic rang	ge, Review of MOS Device Physics, MOS device review, Distribut	ed S	ysten	ıs,	
Transmission line	es, reflection coefficient, the wave equation Lossy transmission line	es Sn	nith c	harts	<b>;</b> —
plotting gamma,	Noise in FET: Thermal noise, flicker noise review				
UNIT - III		Lee	cture	Hrs:	
High Frequency	Amplifier Design: Bandwidth estimation using open-circuit time	cons	tants,	,	
Bandwidth estimation	ation using short-circuit time constants, Rise-time, delay and bandw	vidth	, Zer	os to	
enhance bandwid	th, Shunt- series amplifiers, tuned amplifiers Cascaded amplifiers,	Nois	e fig	ure,	
Intrinsic MOS no	ise parameters, LNA Design, Power match versus noise match.				
UNIT - IV		Leo	cture	Hrs:	
<b>RF Power Ampl</b>	ifiers: Multiplier based mixers, Subsampling mixers & Mixer Desi	gn, l	RF Po	ower	
Large signal perf	ormance Amplifiers, Class A, AB, B, C amplifiers, Class D, E, F a	mpli	fiers,	RF	
Power amplifier of	lesign issues.				
UNIT - V		Lee	cture	Hrs:	
PLL: Voltage co	ntrolled oscillators, Resonators, Negative resistance oscillators, Pha	ase l	ocked	l loop	os,
Linearized PLL r	nodels, Phase detectors, charge pumps, Loop filters, PLL design ex	amp	les,		
Frequency synthe	sis and oscillator Frequency division, integer-N synthesis, Fraction	nal fr	eque	ncy	
synthesis, Phase	noise.				
Textbooks:					
1. Thomas H. Lee	e, "The Design of CMOS Radio-Frequency Integrated Circuits", Ca	ambr	idge		
University Press,	2004.				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## **COMMON COURSE STRUCTURE & SYLLABI**

2.BehzadRazavi, "RF Microelectronics", Prentice Hall, 1997.

## **Reference Books:**

1. Abidi, P.R. Gray, and R.G. Meyer, eds., "Integrated Circuits for Wireless Communications", New York: IEEE Press, 1999.

2.R. Ludwig and P. Bretchko, "RF Circuit Design, Theory and Applications", Pearson, 2000



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

<b>Course Code</b>	SoC ARCHITECTURE	L	Т	Р	С
21D06203a	Program Elective – IV	3	0	0	3
	Semester		IJ	[	
Course Object	ives:				
To und	erstand the basics related to SoC architecture and different approact	hes re	elated	l to S	SoC
Design					
To sele	ct an appropriate robust processor for SoC Design				
To sele	ct an appropriate memory for SoC Design.				
To real	ize real time case studies				
Course Outcon	nes (CO): Student will be able to				
Unders	tand the basics related to SoC architecture and different approach	nes re	lated	to S	SoC
Design					
Select a	an appropriated robust processor for SoC Design				
Select a	an appropriate memory for SoC Design.				
Realize	e real time case studies				
UNIT - I		Lec	ture I	Hrs:	
Introduction to	the System Approach: System Architecture, Components of the sys	tem,	Hard	ware	
& Software, P	rocessor Architectures, Memory & Addressing. System level interc	onne	ction	, An	
approach for S	SOC Design, System Architecture and Complexity.				
UNIT - II		Lec	ture I	Hrs:	
Processors: Intr	oduction, Processor Selection for SOC, Basic concepts in Processo	or Are	chited	cture	,
Basic concept	s in Processor Microarchitecture, Basic elements in Instruction han	dling	g. Buf	fers:	
minimizing Pi	peline Delays, Branches, More Robust Processors, Vector Pro	cesso	ors ai	nd	
Vector Instru	ction extensions, VLIW Processors, Superscalar Processors				
UNIT - III		Lec	ture I	Hrs:	
Memory Design	for SOC: Overview: SOC external memory, SOC Internal Memor	y, Siz	ze,		
Scratchpads an	nd Cache memory, Cache Organization, Cache data, Write Policies	s, Str	ategie	es for	r
line replaceme	ent at miss time, Other Types of Cache, Split – I, and D – Caches, I	Multi	level		
Caches, SOC	Memory System, Models of Simple Processor – memory interaction	on.			
UNIT - IV		Lec	ture H	Hrs:	
Interconnect, C	ustomization and Configurability: Interconnect Architectures, Bus: I	<b>Basic</b>			
Architectures, S	SOC Standard Buses, Analytic Bus Models, Using the Bus model,	Effe	cts of	Bus	5
transactions and	d contention time.				
SOC Custom	ization: An overview, Customizing Instruction Processor,	Red	config	gurat	ole
Technologies,	Mapping design onto Reconfigurable devices, Instance-	Speci	fic	desig	gn,
Customizable	Soft Processor, Reconfiguration - overhead analysis and trade	-off	analy	/sis	on
reconfigurable	Parallelism.	·			
UNIT - V		Lec	ture H	Hrs:	
Application Stu	dies/Case Studies: SOC Design approach; AES-algorithms, Design	and	evalu	latio	n;
Image compre	ssion–JPEG compression.				
Textbooks:			<u> </u>		
1. Computer Sy Ltd.	ystem Design System-on-Chip - Michael J. Flynn and Wayne Luk	, Wie	ely In	dia I	Pvt.
2. ARM Syste	em on Chip Architecture - Steve Furber, 2ndEdition, 2000,	Add	ison	Wes	sley
Professional	-				
Reference Boo	ks:				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## COMMON COURSE STRUCTURE & SYLLABI

 Design of System on a Chip: Devices and Components – Ricardo Reis, 1st Ed., 2004, Springer
 Co-Verification of Hardware and Software for ARM System on Chip Design (EmbeddedTechnology) – Jason Andrews – Newnes, BK and CDROM.
 System on Chip Verification – Methodologies and Techniques –PrakashRashinkar, PeterPaterson and Leena Singh L, 2001, Kluwer Academic Publishers



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	SYSTEM DESIGN WITH EMBEDDED LINUX	L	Т	Р	С
21D68202a	Program Elective – IV	3	0	0	3
	Semester		Ι	Ι	
Course Objective	s:				
To underst	and the importance of Embedded Linux in system design				
To analyze	e the architecture of embedded Linux in detail				
<ul> <li>To explain</li> </ul>	the Linux BSP for a hardware platform				
<ul> <li>To develop</li> </ul>	p and Debug the drivers in Embedded Linux				
<b>Course Outcomes</b>	+ (CO):				
Students will be ab	ble to				
Understan	d the importance of Embedded Linux in system design				
Analyze th	e architecture of embedded Linux in detail				
• Explain th	e Linux BSP for a hardware platform				
Develop a	nd Debug the drivers in Embedded Linux				
UNIT - I		Le	ture	Hrs	
Introduction: Nee	ed of Embedded Linux Embedded Linux versus Deskton Linux I	Embe	edded	Lin	1X
Distributions Embe	edded Linux Architecture. Kernel Architecture: Hardware Abstra	ction	Lave	er.	
(HAL) Memory M	Janager Scheduler File System IO Subsystem Networking Subs	syste	ms I	PC	
User Space Linux	Start-Un Sequence	5,500	, .	,	
UNIT - II	Suit of sequence.	Le	ture	Hrs	
Board Support Pa	ackage: Inserting BSP in Kernel Build Procedure, the Boot Load	r Int	erfac	e	
Memory Man Inte	errunt Management the PCI Subsystem Timers UART and Pow	er M	anag	emer	nt
Embedded Storage	Elash Man Memory Technology Device MTD Architecture E	mbea	Ided	File	
Systems.			laca	1 110	
UNIT - III		Le	cture	Hrs:	
Embedded Driver	s: Linux Serial Driver, Ethernet Driver, and I2C Subsystem on L	inux	. USI	3	
Gadgets, Watchdo	g Timer, and Kernel Modules. Porting Applications: Architectura	1 Cor	, ez- npari	son.	
Application Portin	g Roadman.		p all	,	
UNIT - IV	B	Le	cture	Hrs:	
Real-Time Linux	Linux and Real-Time: Building and Debugging: Building the Ke	ernel	Buil	ldino	
the Root File Syste	m Integrated Development Environment Elementary Concepts	of De	, Dan	ing	
Embedded Graphic	cs: Graphics System Introduction to Display Hardware	<i>л р</i> (	0455	,	
LINUT - V	es. Stupines System, introduction to Display Hardware.	Le	rture	Hrs	
uClinux. Linux or	MMU - Less Systems, Program Load and Execution, Memory N	/ana	oeme	nt F	ile
/ Memory Mapping	a	iana	genie	, iii, i	ne
Textbooks.	5.				
1 Derek Mollov "	Exploring Reagle Rone: Tools and Techniques for Building with	Emb	adda	d	
Linux" Wiley 1st	Exploring Deagle Done. Tools and Techniques for Dunding with Edition 2014	LIIIU	euue	u	
2 Christopher Hall	inan "Embedded Linux Primer: A Practical Real-World Approac	h" I	Prenti	ce H	all
2. Christopher Hall 2nd Edition 2010	man, Emocuded Emux Filmer. A Flactical Real-world Appload	лі , <b>і</b>	Tenti		u11,
Reference Rooks					
1 P Raghvan Am	ol I ad SriramNeelakandan "EmbeddedI inuv System Design on	d De	velor	men	.,,
Auerbach Publicat	ions, 2005.		verop		ι,
2 V	"Duilding Linux Systems", O'Deilly & Associates 2000				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

<b>Course Code</b>	PHYSICAL DESIGN AUTOMATION	L	Т	Р	С
21D57202	Program Elective – IV	3	0	0	3
	Semester		Ι	Ι	
Course Objecti	ves:				
• To unde	rstand relation between automation algorithms and constraints	pos	ed by	y VI	LSI
technolo	gy.				
<ul> <li>To adopt</li> </ul>	algorithms to meet critical design parameters.				
<ul> <li>To desig</li> </ul>	n area efficient logics by employing different routing algorithms and	l sha	pe fu	nctio	ns.
<ul> <li>To simul</li> </ul>	ate and synthesis different combinational and sequential logics.				
<b>Course Outcon</b>	nes (CO): Student will be able to				
Understa	nd relation between automation algorithms and constraints	pose	d by	/ VI	LSI
technolo	gy.				
<ul> <li>Adopt al</li> </ul>	gorithms to meet critical design parameters.				
• Design a	rea efficient logics by employing different routing algorithms and sh	nape	funct	ions.	
Simulate	and synthesis different combinational and sequential logics.	-			
UNIT - I		Lee	cture	Hrs:	
VLSI Design	Automation Tools: Algorithms and system design, Structural a	ind	logic	desi	gn,
Transistor level	design, Layout design, Verification methods, Design management to	ools.	-		-
UNIT - II		Lee	cture	Hrs:	
Layout: Comp	action, placement and routing, Design rules, symbolic layout,	Ap	plicat	ions	of
compaction. F	ormulation methods, Algorithms for constrained graph com	pact	ion,	Circ	uit
representation, V	Wire length estimation, Placement algorithms, Partitioning algorithm	ıs.			
UNIT - III		Lee	cture	Hrs:	
Floor planning	and routing: Floor planning concepts, Shape functions and floor	r pla	nning	g sizi	ng,
Local routing, A	rea routing, Channel routing, global routing and its algorithms.				
UNIT - IV		Lee	cture	Hrs:	
Simulation and	Logic Synthesis: Gate level and switch level modeling and simula	tion,	Intro	oduct	ion
to combination	nal logic synthesis, ROBDD principles, implementation, c	onst	ructio	on a	ınd
manipulation, T	wo level logic synthesis.				
UNIT - V		Lee	cture	Hrs:	
High-Level Syn	nthesis: Hardware model for high level synthesis, internal repres	enta	tion	of in	put
algorithms, Allo	ocation, assignment and scheduling, scheduling algorithms, Aspec	ts of	assi	gnme	nt,
High level trans	formations.				-
Textbooks:					
1. S.H. Gerez, A	Igorithms for VLSI Design Automation, John Wiley, 1998.	100	0		
2. N.A. Sherwar	n, Algorithms for VLSI Physical Design Automation, (3/e), Kluwer,	, 199	9.		
<b>Reference Bool</b>	<u>ن</u>				
1. S.M. Sait,H.Y	Youssef, VLSI Physical Design Automation, World scientific, 1999.				
2. M.Sarrafzade	h, Introduction to VLSI Physical Design, McGraw Hill (IE), 1996				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

21D57105       0       0       0       0       0       0       0       0       0       0       0       0       0       0       4       2         Semester       III    Course Objectives:          •       To explain the VLSI Design Methodologies using VLSI design tool.       •       To grasp the significance of various CMOS analog circuits in full-custom IC Design flow         •       To fully appreciate the design and analyze of analog and mixed signal simulation       •       To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation         •       Explain the VLSI Design Methodologies using VLSI design tool.       •       •       •         •       Explain the Physical Verification in Layout Design       •       •       •       •         •       Explain the Physical Verification in Layout Design       •       •       •       •       •         •       Fully appreciate the design and analyze of analog and mixed signal simulation       • <th><b>Course Code</b></th> <th>CMOS ANALOG IC DESIGN LAB</th> <th>L</th> <th>Т</th> <th>Р</th> <th>С</th>	<b>Course Code</b>	CMOS ANALOG IC DESIGN LAB	L	Т	Р	С
Image: semigration of the semigration.         1. MOS Device Characterization and parametric analysis       1. MOS Device Characterization and parametric analysis       1. Grascode amplifier         3. Common Source Amplifier       3. Common So	21D57105		0	0	4	2
Course Objectives:         • To explain the VLSI Design Methodologies using VLSI design tool.         • To grasp the significance of various CMOS analog circuits in full-custom IC Design flow         • To explain the Physical Verification in Layout Design         • To fully appreciate the design and analyze of analog and mixed signal simulation         • To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation         • To grasp the significance of Pre-Layout Simulation and Post-Layout Simulation         • Grasp the significance of various CMOS analog circuits in full-custom IC Design flow         • Explain the VLSI Design Methodologies using VLSI design tool.         • Grasp the significance of various CMOS analog circuits in full-custom IC Design flow         • Explain the Physical Verification in Layout Design         • Fully appreciate the design and analyze of analog and mixed signal simulation         • Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation         • Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation         • The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.         • The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.         1. MOS Device Characterization and parametric analysis         2. Common Source Amplifier         3. Simple current mirror.		Semester		]	Ι	
<ul> <li>Conrese Objectives:         <ul> <li>To explain the VLSI Design Methodologies using VLSI design tool.</li> <li>To grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>To explain the Physical Verification in Layout Design</li> <li>To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul> </li> <li>Course Outcomes (CO):         <ul> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul> </li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Simple current mirror.</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Softwar</li></ul>						
<ul> <li>To explain the VLSI Design Methodologies using VLSI design tool.</li> <li>To grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>To explain the Physical Verification in Layout Design</li> <li>To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>To grasp the Significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Simple current mirror.</li> <li>Wilson current mirror.</li> <li>Wilson current mirror.</li> <li>Operational Amplifier</li> <li>Somple and Hold Circuit</li> <li>Differential Amplifier</li> <li>Software:         Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> </ul>	Course Objecti	ves:				
<ul> <li>To grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>To explain the Physical Verification in Layout Design</li> <li>To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Course Outcomes (CO):</li> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software: Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:&lt;</li></ul>	• To expla	in the VLSI Design Methodologies using VLSI design tool.				
<ul> <li>To explain the Physical Verification in Layout Design</li> <li>To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Course Outcomes (CO):</li> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode augnifier</li> <li>Simple current mirror.</li> <li>Wilson current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Operational Amplifier</li> <li>Operational Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software:</li> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Sim</li></ul>	To grasp	the significance of various CMOS analog circuits in full-custom	IC I	Design	n flov	V
<ul> <li>To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Course Outcomes (CO): <ul> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul> </li> <li>Ist of Experiments: <ul> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> </ul> </li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> </ul> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Simple current mirror</li> <li>Cascode amplifier</li> <li>Simple current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements: <ul> <li>Software:</li> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li>	• To expla	in the Physical Verification in Layout Design				
<ul> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Course Outcomes (CO):         <ul> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul> </li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>List of Experiments:         <ul> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> </ul> </li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Wilson current mirror.</li> <li>Simple and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:         <ul> <li>Software:</li> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li> </ul>	• To fully	appreciate the design and analyze of analog and mixed signal sin	nulati	on		
<ul> <li>Course Outcomes (CO):</li> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>Ist of Experiments:</li> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier</li> <li>Simple current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> </ul> Lab Requirements: Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul>	To grasp	the Significance of Pre-Layout Simulation and Post-Layout Sim	ulati	on		
<ul> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>List of Experiments:</li> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	Course Outcon					
<ul> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>List of Experiments:</li> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	• Explain t	the VLSI Design Methodologies using VLSI design tool.				
<ul> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>List of Experiments:         <ul> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> </ul> </li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:         <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li></ul></li></ul>	• Grasp the	e significance of various CMOS analog circuits in full-custom IC	Des	ign fl	OW	
<ul> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>List of Experiments:</li> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software:         <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li> </ul>	• Explain t	the Physical Verification in Layout Design				
<ul> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> <li>List of Experiments: <ul> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> </ul> </li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Differential Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> </ul> <li>Lab Requirements: <ul> <li>Software:</li> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li>	• Fully app	preciate the design and analyze of analog and mixed signal simul	ation			
<ul> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software:</li> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	• Grasp the	e Significance of Pre-Layout Simulation and Post-Layout Simula	ation			
<ul> <li>The students are required to design and implement any TEN Experiments using CMOS 130nm Technology.</li> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> </ul> Lab Requirements: Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	List of Experim		•		0.12	0
<ul> <li>The students are required to implement LAYOUTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> </ul> Lab Requirements: Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul>	• The student	ts are required to design and implement any TEN Experiments i	ising	CMC	08 13	Onm
<ul> <li>The students are required to implement LA FOOTS of any SIX Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> </ul> Lab Requirements: Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> Hardware: <ul> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	Technology		mont			105
<ol> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements: Software: Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware: Personal Computer with necessary peripherals, configuration and operating System.</li> </ol>	• The studen	have been and Compare the results with Pre-I avout Simulation	nems	s usin	ig Cr	NUS
<ol> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> <li>Lab Requirements: Software: Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware: Personal Computer with necessary peripherals, configuration and operating System.</li> </ol>	1501111100	infology and compare the results with rie-Layout Simulation.				
<ul> <li>2. Common Source Amplifier</li> <li>3. Common Source Amplifier with source degeneration</li> <li>4. Cascode amplifier</li> <li>5. Simple current mirror</li> <li>6. Cascode current mirror.</li> <li>7. Wilson current mirror.</li> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> </ul> Lab Requirements: Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	1. MOS Device	e Characterization and parametric analysis				
<ul> <li>3. Common Source Amplifier with source degeneration</li> <li>4. Cascode amplifier</li> <li>5. Simple current mirror</li> <li>6. Cascode current mirror.</li> <li>7. Wilson current mirror.</li> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> </ul> Lab Requirements: Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	2. Common So	urce Amplifier				
<ul> <li>4. Cascode amplifier</li> <li>5. Simple current mirror</li> <li>6. Cascode current mirror.</li> <li>7. Wilson current mirror.</li> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> </ul> Lab Requirements: Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware:</li> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	3. Common So	urce Amplifier with source degeneration				
<ul> <li>5. Simple current mirror</li> <li>6. Cascode current mirror.</li> <li>7. Wilson current mirror.</li> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li> <li>Hardware: <ul> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li> </ul>	4. Cascode am	plifier				
<ul> <li>6. Cascode current mirror.</li> <li>7. Wilson current mirror.</li> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li> <li>Hardware: <ul> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li> </ul>	5. Simple curre	ent mirror				
<ul> <li>7. Wilson current mirror.</li> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li> <li>Hardware: <ul> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li> </ul>	6. Cascode cur	rent mirror.				
<ul> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li> <li>Hardware: <ul> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li> </ul>	7. Wilson curre	ent mirror.				
<ul> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li> <li>Hardware: <ul> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li> </ul>	8. Differential	Amplifier				
<ul> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li> <li>Hardware: <ul> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li> </ul>	9. Operational	Amplifier				
<ul> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> <li>Lab Requirements:</li> <li>Software: <ul> <li>Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> </ul> </li> <li>Hardware: <ul> <li>Personal Computer with necessary peripherals, configuration and operating System.</li> </ul> </li> </ul>	10. Sample and	Hold Circuit				
<ul> <li>12. R-2R Ladder Type DAC</li> <li>Lab Requirements: Software: Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator</li> <li>Hardware: Personal Computer with necessary peripherals, configuration and operating System.</li> </ul>	11. Direct-conve	ersion ADC				
Lab Requirements: Software: Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator Hardware: Personal Computer with necessary peripherals, configuration and operating System.	12. R-2R Ladde	r Type DAC				
Software: Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator Hardware: Personal Computer with necessary peripherals, configuration and operating System.	I ah Requirem	nte				
Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator Hardware: Personal Computer with necessary peripherals, configuration and operating System.	Software.	51163.				
Hardware: Personal Computer with necessary peripherals, configuration and operating System.	Mentor	Graphics – Pyxis Schematic, IC Station, Calibre, FLDO Simulat	or			
Personal Computer with necessary peripherals, configuration and operating System.	Hardware:	Graphies - 1 yris Schemate, ic Station, Canoic, LLDO Simulat	01			
	Persona	l Computer with necessary peripherals, configuration and operation	ing S	vsten	1.	



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	EMBEDDED SYSTEM DESIGN LAB	L	Т	Р	С					
21D06205		0	0	4	2					
	Semester II									
<b>Course Objective</b>	s:									
• To familia	rize with embedded systems programming concepts									
• To implement different embedded communication and interfacing protocols										
Course Outcomes	s (CO):									
Familiariz	e with embedded systems programming concepts									
Implement	t different embedded communication and interfacing protocols	8								
List of Experiment	nts:									
1. Functional Testi	ing of Devices									
Flashing the US of	to the device into a stable functional state by porting desktop	envi	ronm	ent w	ith					
2 Exporting Disp	S. Jay on to other Systems									
2. Exporting Disp Making use of ava	iable lanton/deskton displays as a display for the device using	- SSF	Lolie	nt & `	<b>V</b> 11					
display server	hable http://desktop/displays as a display for the device dishig	5 001.			<b>X</b> 11					
3. GPIO Program	ming									
Programming of a	vailable GPIO pins of the corresponding device using native p	rogra	mmiı	ng						
language. Interfaci	ng of I/O devices like LED/Switch etc., and testing the function	onalit	y.	U						
4. Interfacing Chr	onos eZ430		-							
Chronos device is	a programmable Texas Instruments watch which can be used a	for m	ultipl	e						
purposes like PPT	control, Mouse operations etc., Exploit the features of the dev	vice b	y inte	erfaci	ng					
with devices.										
5. ON/OFF Contr	ol Based On Light Intensity									
bigh intensity I EF	isors, monitor the surrounding light intensity & automatically	turn (	JIN/U	rr u	le					
6 Battery Voltage	Range Indicator									
Monitor the voltage	e level of the battery and indicating the same using multiple I	ED's	(for e	•x• fo	r					
3V battery and 3 L	EDs, turn on 3 LED s for 2-3V, 2 LEDs for 1-2V, 1 LED for	0.1-1	V & 1	turn c	off					
all for 0V)										
7. Dice Game Sin	nulation									
Instead of using th	e conventional dice, generate a random value similar to dice v	alue	and d	isplay	y the					
same using a 16X2	2 LCD. A possible extension could be to provide the user with	optic	on of	select	ing					
single or double di	ce game.									
8. Displaying RSS	S News Feed On Display Interface		1	1	. 1					
Displaying the RS	S news reed headlines on a LCD display connected to device.	This	can b	e ada	pted					
the internet	ine twitter of other information websites. Python can be used t	o acq	une (	jata I	10111					
9 Porting Open w	rt the Device									
Attempt to use the	device while connecting to a WiFi network using a USB dong	gle an	d at t	he sa	me					
time providing a w	vireless access point to the dongle.				-					
10. Hosting a web	site on Board									
Building and hosti	ng a simple website(static/dynamic) on the device and make it	t acce	ssible	e onli	ne.					
There is a need to	install server (eg: Apache) and thereby host the website.									
11. Webcam Serv	er									



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## COMMON COURSE STRUCTURE & SYLLABI

Interfacing the regular USB webcam with the device and turn it into fully functional IP webcam & test the functionality. 12. FM Transmission Transforming the device into a regular FM transmitter capable of transmitting audio at desired frequency (generally 88-108 Mhz)

**Software Requirements:** Keil / Python **Hardware Requirements:** Arduino/Raspbery Pi/Beaglebone



## M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	Course Code         ADHOC AND WIRELESS SENSOR NETWORKS		T	P	C
21D06204b	Program Elective – V	3	0	0	3
	Semester		11	1	
Course Objectiv	7051				
To under	es.				
• To under	zo MAC routing and transport layer protocols				
• To allary	about the concents of wireless sensor networks				
Course Outcome	about the concepts of whereas sensor networks				
Students will be	able to				
Understa	nd the various wireless networks				
	MAC routing and transport layer protocols				
• Anaryze	where, routing and transport rayer protocols				
		Lag	tumo I	Inci	
UNII - I Winalaga I A Na	and <b>BAN</b> ay Introduction Fundamentals of WI ANS IEEE 902 11	Ston	lure r	IIS.	
UIDEDI AN Stor	and PAINS. Infoduction, Fundamentals of WLAINS, IEEE 802.11	Stand	larus	,	
AD HOC WIRE	<b>U ESS NETWORKS</b> : Introduction Issues in Ad Hoc Wireless N	atwor	ke		
INIT - II			ns ture I	Irc	
MAC Protocols:	Introduction Issues in Designing a MAC protocol for Ad Hoc W	iralas	c Not	ns. work	
Design goals of a	MAC Protocol for Ad Hoc Wireless Networks Classifications of	$M\Delta t$	$^{7}$ Pro	tocol	.5,
Contention - Bas	ed Protocols Contention - Based Protocols with reservation Mech	anisn	- 1 10 19		з,
Contention – Bas	ed MAC Protocols with Scheduling Mechanisms MAC Protocols	that	15, 115e		
Directional Anter	nnas Other MAC Protocols	tilut	ube		
UNIT - III		Lec	ture I	Irs	
Routing Protoc	<b>bis:</b> Introduction, Issues in Designing a Routing Protocol for	Ad H	Hoc V	Wirel	ess
Networks, Class	fication of Routing Protocols. Table – Driven Routing Protocol	ls. O	n – 1	Dem	and
Routing Protoco	ols, Hybrid Routing Protocols, Routing Protocols with E	fficie	nt F	Flood	ing
Mechanisms, Hie	erarchical Routing Protocols, Power – Aware Routing Protocols.				U
UNIT - IV		Lec	ture I	Hrs:	
Transport Laye	<b>r Protocols:</b> Introduction, Issues in Designing a Transport Laye	er Pro	otocol	for	Ad
Hoc Wireless Ne	tworks, Design Goals of a Transport Layer Protocol for Ad Hoc V	Virele	ss Ne	etwor	ks,
Classification of	Transport Layer Solutions, TCP Over Ad Hoc Wireless	Netw	vorks	, Ot	her
TransportLayer F	Protocol for Ad Hoc Wireless Networks.				
UNIT - V		Lec	ture I	Hrs:	
Wireless Sensor	Networks: Introduction, Sensor Network Architecture, Data Di	ssem	inatio	on, D	ata
Gathering, MAC	Protocols for Sensor Networks, Location Discovery, Quality of	a Sen	sor N	letwo	ərk,
Evolving Standar	ds, Other Issues.				
Textbooks:					
1. Ad Hoc Wirel	ess Networks: Architectures and Protocols - C. Siva Ram Murthy	and I	<b>3. S</b> . 1	Mano	эj,
2004, PHI.					
2. Wireless Ad- I	noc and Sensor Networks: Protocols, Performance and Control –				
JagannathanS	arangapani, CRC Press.				
<b>Reference Book</b>	S:				
1. Ad-Hoc	Mobile Wireless Networks: Protocols & Systems, C. K. Toh, 1st ]	Ed. P	earso	n	
Educatio	n.	204	- ·		
2. Wireless	Sensor Networks - C. S. Raghavendra, Krishna M. Sivalingam, 20	<i>J</i> 04, S	spring	ger	



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	VLSI SIGNAL PROCESSING	L	T	P	<b>C</b>
21D5/204C	Program Elective – V	3	<u> </u>	U	3
	Semester		1	I	
Course Objective	0.08				
Course Objective	es.				
• 10 stu	dy the existing architectures suitable for vLSI.				
• 10 und	ierstand the concepts of folding and unfolding argorithms and appl	iicati	ons.		
• 10 des	sign new architectures suitable for VLSI.				
• 10 imj	plement fast convolution algorithms.				
Course Outcome	s (CO): Student will be able to				
• Study	the existing architectures suitable for VLSI.				
• Under	stand the concepts of folding and unfolding algorithms and applica	tion	s.		
<ul> <li>Design</li> </ul>	n new architectures suitable for VLSI.				
Impler	nent fast convolution algorithms.				
UNIT - I		Lee	cture	Hrs:	
algorithms Pipelin Processing, Pipel and Properties, So	<b>DSP:</b> Typical DSP algorithms, DSP algorithms benefits, Representing and Parallel Processing Introduction, Pipelining of FIR Digit ining and Parallel Processing for Low Power Retiming Introduction of Ving System of Inequalities, Retiming Techniques	senta al fil	ition lters, , Dei	of L Para finitio	SP llel ons
UNIT - II		Lee	cture	Hrs:	
<b>Folding and Unf</b> Techniques, Regi Introduction, An and Retiming, Ap	<b>olding:</b> Folding- Introduction, Folding Transform, Register ster minimization in folded architectures, folding of Multirate sys Algorithm for Unfolding, Properties of Unfolding, critical plications of Unfolding.	er stem Pat	minin s Un h, Ui	nizat foldi nfold	ion ng- ing
UNIT - III		Lee	cture	Hrs:	
Systolic Architec Arrays, Selection Systolic Design fo	<b>ture Design:</b> Introduction, Systolic Array Design Methodolog of Scheduling Vector, Matrix Multiplication and 2D Systoli or Space Representations contain Delays.	gy, l c A	FIR rray	Systo Desi	olic gn,
UNIT - IV		Leo	cture	Hrs:	
<b>Fast Convolutio</b> Convolution – Cy	<b>n:</b> Introduction – Cook - Toom Algorithm – Winogard algorithe Convolution – Design of Fast Convolution algorithm by Inspe	orithe	n – 1	Itera	ted
UNIT - V		Leo	cture	Hrs:	
Low Power Des arithmetic. Nume Vs Power Cons Approaches	<b>ign:</b> Digital lattice filter structures, bit level arithmetic, architerical strength reduction, synchronous, wave and asynchronous programmetion, Power Analysis, Power Reduction techniques, Power R	ectur ipe l ower	e, re ines, Est	dund Scal	ant ing ion
Text books:					
1.Keshab K. Parth Inter Science, 1 2. Kung S. Y, H 1985.	ni, VLSI Digital Signal Processing- System Design and Implement 998. J. While House, T. Kailath ,VLSI and Modern Signal processing , I	atior Pren	n, Wi tice H	ley Iall,	
<b>Reference Book</b>	ïs				
1.Jose E. France Telecommuni 2. Medisetti V. I	, Yannis Tsividis, Design of Analog – Digital VLSI Circuits cations and Signal Processing, Prentice Hall, 1994. K, VLSI Digital Signal Processing, IEEE Press (NY), 1995	for			



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	IOT AND ITS APPLICATIONS	L	Т	Р	С
21D57204b	Program Elective – V	3	0	0	3
	Semester		Ī	I	
Course Objective	es:				
• To apply t	he Knowledge in IOT Technologies and Data management.				
To determ	ine the values chains Perspective of M2M to IOT.				
<ul> <li>To implem</li> </ul>	nent the state of the Architecture of an IOT.				
<ul> <li>To compare</li> </ul>	re IOT Applications in Industrial & real world.				
To demon	strate knowledge and understand the security and ethical issues of	an IC	DT.		
<b>Course Outcome</b>	s (CO): Student will be able to				
• Apply the	Knowledge in IOT Technologies and Data management.				
Determine	the values chains Perspective of M2M to IOT.				
Implement	t the state of the Architecture of an IOT.				
Compare I	OT Applications in Industrial & real world.				
Demonstra	ate knowledge and understand the security and ethical issues of an	IOT.			
UNIT - I	· · ·	Leo	cture	Hrs:	
Fundamentals	of IoT: Evolution of Internet of Things, Enabling Te	chnc	ologie	es, 1	ſοΤ
Architectures, one	M2M, IoT World Forum (IoTWF) and Alternative IoT models	s, Si	mplif	ied	IoT
Architecture and	Core IoT Functional Stack, Fog, Edge and Cloud in IoT, Function	onal	bloc	ks of	an
IoT ecosystem, Se	ensors, Actuators, Smart Objects and Connecting Smart Objects.				
IoT Platform over	rview: Overview of IoT supported Hardware platforms such as: Ra	ispbe	erry p	i, Al	RΜ
Cortex Processors	s, Arduino and Intel Galileo boards.				
UNIT - II		Lee	cture	Hrs:	
IoT Protocols: I	Γ Access Technologies: Physical and MAC layers, topology and	Secu	irity	of IE	EE
802.15.4, 802.15	4g, 802.15.4e, 1901.2a, 802.11ah and Lora WAN, Network La	yer:	IP v	versio	ms,
Constrained Nod	es and Constrained Networks, Optimizing IP for IoT: From 6L	oWI	YAN	to 6	Lo,
Routing over Lov	v Power and Lossy Networks, Application Transport Methods: Suj	pervi	sory	Con	trol
	tion, Application Layer Protocols: COAP and MQTT.	La	oturo	Ura	
UNII - III Design and Dev	alanmente Design Methodology Embedded computing logic	Lec Mi		ntrol	100
System on Ching	Jon system building blocks. Arduino Board details IDE program	NII min		nuoi	ier,
Di Interfaces and	Respherry Pi with Python Programming	.1111111	lg, ка	ispue	;ii y
I I, Interfaces and	Kaspoerry I I with I ython I togramming.	Ια	otura	Ure	
Data Analytics a	nd Supporting Services: Structured Vs Unstructured Data and D	LCC lata i	$\frac{1000}{n M_0}$	ntion	Ve
Data in Rest Rol	e of Machine Learning – No SOL Databases Hadoon Ecosystem	$\mathbf{A}$	nache	• Kat	tka ika
Anache Snark Ed	le Streaming Analytics and Network Analytics Xively Cloud for	I, T	Pvth	on W	Veh
Application Fram	ework Diango AWS for IoT System Management with NETCO	۱۵۱, JF-Y	AN(	7	00
UNIT - V		Leo	ture	Hrs:	
Case Studies/Ind	ustrial Applications: IoT applications in home, infrastructures, but	uildi	ngs. s	secur	itv.
Industries, Home	appliances, other IoT electronic equipments. Use of Big Data and	1 Vis	sualiz	atior	ı in
IoT, Industry 4.0	concepts. Sensors and sensor Node and interfacing using any	Emb	edde	d tai	get
boards (Raspberry	y Pi / Intel Galileo/ARM Cortex/ Arduino).				-
Textbooks:				-	
1. IoT Fundame	ntals: Networking Technologies, Protocols and Use Cases for In	tern	et of	Thir	igs,
David Hanes	s, Gonzalo Salgueiro, Patrick Grossetete, Rob Barton and Jeron	me F	Ienry	, Ci	sco
Press, 2017.					
2. Internet of 7	Things – A hands-on approach, ArshdeepBahga, Vijav Madis	etti	Uni	versi	ties



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Press,2015
Reference Books:
1. The Internet of Things – Key applications and Protocols, Olivier Hersent, David Boswarthick,
Omar Elloumi and Wiley, 2012 (for Unit 2).
2. "From Machine-to-Machine to the Internet of Things - Introduction to a New Age of
Intelligence", Jan Holler, VlasiosTsiatsis, Catherine Mulligan, Stamatis, Karnouskos, Stefan
Avesand. David Boyle and Elsevier, 2014.
3. Architecting the Internet of Things, Dieter Uckelmann, Mark Harrison, Michahelles and Florian
(Eds), Springer, 2011.



M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

**COMMON COURSE STRUCTURE & SYLLABI** 

# AUDIT COURSE-I



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	ENGLISH FOR RESEARCH PAPER WRITING	L	Т	P	С	
21DAC101a		2	0	0	0	
	Semester			Ι		
Course Objectiv	<b>ves:</b> This course will enable students:					
• Understa	nd the essentials of writing skills and their level of readability					
Learn ab	out what to write in each section					
• Ensure q	ualitative presentation with linguistic accuracy					
Course Outcom	es (CO): Student will be able to					
• Understa	nd the significance of writing skills and the level of readability					
Analyze	and write title, abstract, different sections in research paper					
Develop	the skills needed while writing a research paper					
UNIT - I	Le	ectur	e Hrs	s:10		
10verview of a up Long Sentenc -Avoiding Ambig	Research Paper- Planning and Preparation- Word Order- Useful P es-Structuring Paragraphs and Sentences-Being Concise and Remo guity	hraso ving	es - I Red	Break unda	ing ncy	
UNIT - II	Le	ectur	e Hrs	s:10		
Essential Compo Highlight Finding	nents of a Research Paper- Abstracts- Building Hypothesis-Re gs- Hedging and Criticizing, Paraphrasing and Plagiarism, Cauteriz	searo ation	ch Pi 1	oble	m -	
UNIT - III	Le	ectur	e Hrs	5:10		
Introducing Revi Conclusions-Rec	ew of the Literature – Methodology - Analysis of the Data-Findi ommendations.	ngs	- Dis	cussi	on-	
UNIT - IV		Lee	cture	Hrs:	9	
Key skills needed	for writing a Title, Abstract, and Introduction					
UNIT - V		Lee	cture	Hrs:	9	
Appropriate lang Conclusions	uage to formulate Methodology, incorporate Results, put forth Arg	gume	nts a	nd d	caw	
Suggested Read	ing					
<ol> <li>Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books) Model Curriculum of Engineering &amp; Technology PG Courses [Volume-I]</li> <li>Day R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press</li> <li>Highman N (1998), Handbook of Writing for the Mathematical Sciences, SIAM. Highman'sbook</li> </ol>						
4. Adrian V Heidelbe	Vallwork , English for Writing Research Papers, Springer New Yor rg London, 2011	k Do	ordree	cht		



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	DISA STED MANA CEMENT	L	Т	Р	С
21DAC101b	DISASTER MANAGEMENT	2	0	0	0
	Semester			l	
Course Objecti	ves: This course will enable students:				
• Learn to and hun	demonstrate critical understanding of key concepts in anitarian response.	n disas	ter risk	reduct	ion
• Criticall Multiple	y evaluatedisasterriskreduction and humanitarian response po e perspectives.	licy an	d practi	ce from	
• Develop of disast	anunderstandingofstandardsofhumanitarianresponseandpracti ers and conflict situations	calrele	vancein	specific	type
Criticall     program	yunderstandthestrengthsandweaknessesofdisastermanagemen ming in different countries, particularly their home country or	tapproa	ches,pl ountries	anninga they wo	nd ork in
UNIT - I					
Disastar: Dafini	tion Factors and Significance: Difference Batween Hazard and Dis	octor•N	laturala	h	
Manmade Disa	sters: Difference, Nature, Types and Magnitude	aster,r	aturalai	IU	
Disaster Prop	A reas in India:				
Study of Seism	ic Zones: Areas Prone to Floods and Droughts Landslides a	nd Ava	lanches	Areas	Prone
to Cyclonic a	ad Coastal Hazards with Special Reference to Tsunami.	lu Ava Post- D	isaster	Disease	s and
Epidemics	in coastai mazardis with Special Reference to Tsuhanni, T	031- D	1505001	Discuse	s and
Donomussions	of Disastars and Hazards				
Economic Dar	upper Loss of Human and Animal Life Destruction of Ec	ocustor	n Natu	ral Dig	octore
Earthquakes V	lage, Loss of Human and Amma Life, Destruction of Le	ndslide	n. reacu		nches
Man-made diss	ster: Nuclear Reactor Meltdown Industrial Accidents Oil Sli	cks and	1 Spille	Outbre	aks of
Disease and Fr	idemics. War and Conflicts	CK5 din	i opins,	Outore	aks 01
	identies, war and connets.				
Digastan Drans	wedness and Managements				
Disaster T Tepa	Monitoring of Dhanomana Triggaring ADisastaror Haz	ard I	Tvoluoti	on of	Dick
Application of	Pamoto Sansing Data from Mataorological and Other	Agonoi		dia Da	NISK.
Covernmental	And Community Propagadness	Agenci	es, me	na Ke	ports.
	and Community Preparedness.				
Disk Assessme	nt Disastar Bisk:				
Concept and	Flements Disaster Risk Reduction Global and Nationa	1 Disa	ster Ri	ek Situ	ation
TechniquesofR	isk Assessment GlobalCo-OperationinRisk Assessment and Water	rning I	Deople's	Partici	nation.
in Rick Assess	nent Strategies for Survival	ining, i	copic s	I artici	Jation
III KISK ASSUSSI					
Disastar Mitia	ation				
Maaning Cone	auvu. antandStratagiaeofDisactarMitigation EmorgingTrandoInMitig	ation C	truoturo	1	
Mitigationand	plandstrategieson is a sterior programs of Disaster Mitissian in	auon.S India	nuctura	L	
Suggested Read	ino	mula.			
Suggester Real	·····6	1.4			
R Nishi	h SinghAK "DisasterManagementinIndia Perspectives issues	andstra	tegies		



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

- Company..Sahni,PardeepEt.Al.(Eds.),"DisasterMitigationExperiencesAndReflections",PrenticeHa ll OfIndia, New Delhi.
- 3. GoelS.L., DisasterAdministrationAndManagementTextAndCaseStudies", Deep&Deep Publication Pvt. Ltd., New Delhi



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

<b>Course Code</b>	SANSKRIT	FOR TECHNICAL KNOWLEDG	Ŧ	L	Т	Р	С
21DAC101c				2	0	0	0
		Sem	ester		-	I	
Course Objecti	ves: This course v	will enable students:					
• To get a	working knowled	lge in illustrious Sanskrit, the scientifi	c lang	uage ir	the wo	orld	
• Learnin	g of Sanskrit to in	nprove brain functioning					
• Learnin	gofSanskrittodeve	elopthelogicinmathematics, science&ot	hersub	jects e	nhancin	g the	
memory	power						
• The eng	ineering scholars	equipped with Sanskrit will be able to	explo	re the l	nuge		
Knowle	dge from ancientl	iterature					
<b>Course Outcon</b>	nes (CO): Student	t will be able to					
<ul> <li>Underst</li> </ul>	anding basic Sans	krit language					
Ancient	Sanskrit literature	e about science &technology can be un	ndersto	ood			
Being a	logical language	will help to develop logic in students					
UNIT - I							
Alphabets in Sa	anskrit,						
UNIT - II							
Past/Present/Fut	ure Tense, Simple	Sentences					
UNIT - III							
Order, Introduct	ion of roots						
UNIT - IV							
Technical infor	mation about San	skrit Literature					
UNIT - V							
Technical conc	epts of Engineerin	ng-Electrical, Mechanical, Architecture	e, Math	nematic	s		
Suggested Read	ling						
1."Abhyaspust	akam" –Dr.Vish	was, Sanskrit-Bharti Publication, N	Jew D	elhi			
2."Teach Yourself Sanskrit" Prathama Deeksha- VempatiKutumbshastri, RashtriyaSans						nskrit	
Sansthanam, New Delhi Publication							
3."India's Glor	ious ScientificT	radition" Suresh Soni, Ocean book	s (P) I	_td.,No	ew Dell	hi	



M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

**COMMON COURSE STRUCTURE & SYLLABI** 

# AUDIT COURSE-II



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

# **COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PEDAGOGY STUDIES	L	T	P	C
21DAC201a		2	0	0	0
	Semest	er	]	I	
Course Object	<b>ves:</b> This course will enable students:				
Doviouv	avictingavidanceentheraviewtonicteinformnrogrammedesi	mandnali	ov moki	na	
• Review underta	ken by the DfID, other agencies and researchers.	gnandpon		ng	
• Identify	critical evidence gaps to guide the development.				
Course Outcon	nes (CO): Student will be able to				
Students will be	able to understand:			davala	nina
• whatpe		marciass	rooms m	l develo	ping
What is	the evidence on the effectiveness of these pedagogical pra	ctices, in	what		
conditio	ons, and with what population of learners?	,			
• Howcar	nteachereducation(curriculumandpracticum)andtheschoolcu	rriculum	and guid	ance	
materia	Is best support effective pedagogy?	1			
UNIT - I					
terminology questions. Ove	Theories oflearning,Curriculum,Teachereducation. rview of methodology and Searching.	Conceptua	alframew	ork,Res	k and search
UNIT - II					
Thematic over classrooms in c	erview: Pedagogical practices are being used by teach developing countries. Curriculum, Teacher education.	ers in fo	ormal ar	nd inf	ormal
UNIT - III					
Evidence on the of included stuguidance mate evidence for e attitudes and b	neeffectivenessofpedagogicalpractices,Methodologyforthein idies. How can teacher education (curriculumandpracticul rials best support effective pedagogy? Theory of change. S ffective pedagogical practices. Pedagogic theory and ped eliefs and Pedagogic strategies.	depthstag m) andth rength an agogical a	ge:quality escho cu d nature approach	y assess arriculur of th bo les. Tea	men t n and ody of chers'
UNIT - IV					
Professional d	evelopment: alignment with classroom practices and follo	v-up supp	ort, Peer	r suppor	t,
Support from t	he head				
teacherandthec	ommunity.Curriculumandassessment,Barrierstolearning:lir	itedresou	ircesand	large cl	ass
SIZES					
DINII - V Docoorcheone	and future dimensions. Descente design Contexts Dedegoog	aabarad	unation		
Curriculum and	d assessment, Dissemination and research impact.	eachereu	ucation,		
Suggested Rea	ding				
1. AckersJ 31 (2): 1 2. Agrawa	,HardmanF(2001)ClassroominteractioninKenyanprimarys 245-261. 1M(2004)Curricularreforminschools:Theimportanceofeval lum Studies 36 (3): 361 379	hools,Co ation,Jou	mpare, urnalof		



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

# COMMON COURSE STRUCTURE & SYLLABI

- 4. AkyeampongK(2003) Teacher training in Ghana does it count? Multi-site teachereducation research project (MUSTER) country report 1. London: DFID.
- 5. Akyeampong K, LussierK, PryorJ, Westbrook J (2013)Improving teaching and learning of basic maths and reading in Africa: Does teacherpreparation count?International Journal Educational Development, 33 (3): 272–282.
- 6. Alexander RJ(2001) Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell.

Chavan M (2003)ReadIndia: A mass scale, rapid, 'learning to read' campaign.

7. www.pratham.org/images/resource%20working%20paper%202.pdf.



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	CTI		L	Т	Р	С					
21DAC201b	511	KESSIMANAGEMENT BY YOGA	2	0	0	0					
		Semeste	•	]	I						
Course Objectives: This course will enable students:											
To achi	• To achieve overall health of body and mind										
To over	come stres	-									
Course Outcon	nes (CO): Stud	ent will be able to									
Develop	p healthy mind	in a healthy body thus improving social health	h also								
Improve	e efficiency										
UNIT - I											
Definitions of	Eight parts of v	og.(Ashtanga)									
UNIT - II		-8.(8.)									
Yam and Niya	m.	· · · · · · · · · · · · · · · · · · ·									
UNIT - III											
Do`sand Don't	sin life.										
i) Ahinsa, satya	,astheya,bramh	acharyaand aparigrahaii)									
Shaucha, santos	sh,tapa,swadhya	y,ishwarpranidhan									
UNIT - IV											
Asan and Prana	ayam										
UNIT - V											
i)Variousyogpo	osesand theirbe	nefitsformind &body									
ii)Regularizatio	onofbreathingte	chniques and its effects-Types of pranayam									
Suggested Read	Suggested Reading										
1.'Yogic Asana	1.'Yogic Asanas forGroupTarining-Part-I": Janardan SwamiYogabhyasiMandal, Nagpur										
2."Rajayogaor	2. "Rajayogaor conquering the Internal Nature" by Swami Vivekananda, Advaita										
Ashrama (Publi	cation Departm	ient), Kolkata									



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	PERSONALITY DEVELOPMENT THROUGH	LIFE	L 2	T	P	C
21DAC2010	ENLIGHTENMENTSKILLS		4	0	U	U
	Ser	nester		1	1	
Course Objecti	ves. This course will enable students.					
Course Objecti	ves. This course will enable students.					
To learn	to achieve the highest goal happily					
To beco	ome a person with stable mind, pleasing personality and	d determ	inatior	ı		
To awal	ken wisdom in students					
Course Outcon	nes (CO): Student will be able to					
Studyof	Shrimad-Bhagwad-Geetawillhelpthestudentindevelopi	nghispe	rsonali	tyand ac	chieve	
the high	lest goal in life					
• The per	son who has studied Geetawillead the nation and man	kind to $j$	peace a	nd pros	perity	
• Study o	f Neetishatakam will help in developing versatile perso	onality c	f stude	nts		
UNII - I						
Neetisatakam-	Holistic development of personality					
Verses-19,	20,21,22(wisdom)					
Verses-29,	31,32(pride &heroism)					
Verses-26,	28,63,65(virtue)					
UNIT - II						
Neetisatakam-	Holistic development of personality					
Verses-52,	53,59(dont's)					
Verses-71,	73,75,78(do's)					
UNIT - III						
Approach to da	ay to day work and duties.					
ShrimadBl	nagwadGeeta:Chapter2-Verses41,47,48,					
Chapter3-V	Verses13,21,27,35,Chapter6-Verses5,13,17,23,35,					
Chapter18-	Verses45,46,48.					
UNIT - IV						
Statements of b	basic knowledge.					
ShrimadBl	nagwadGeeta:Chapter2-Verses 56,62,68					
Chapter12	-Verses13,14,15,16,17,18					
Personality	v of Rolemodel. Shrimad Bhagwad Geeta:					
UNIT - V						
Chapter2-V	Verses 17, Chapter 3-Verses 36, 37, 42,					
Chapter4-V	Verses18,38,39					
Chapter18-	- Verses37,38,63					
Suggested Read	ling		_			
1."SrimadBhaga	avadGita"bySwamiSwarupanandaAdvaitaAshram(Pub	lication	Departr	nent),		
Kolkata	hone Satalram (Niti aningan maingara) has D.C. ain th	Destate	in Car	مادسند		
2.Bhartrinari SI	New Delhi	, Kashti	iyaSan	SKIIU		
Sanstnanalli,						



M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

**COMMON COURSE STRUCTURE & SYLLABI** 

# OPEN ELECTIVE



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

<b>Course Code</b>	INDUSTRIAL SAFETY	L	Т	P	С
21DOE301b		3	0	0	3
	Semester			III	
Course Objective	es:				
• To know	about Industrial safety programs and toxicology, Industrial laws, reg	gula	tions	and s	ource
models		-		_	
• To under	stand about fire and explosion, preventive methods, relief and its size	ing 1	netho	ods	
• To analys	e industrial hazards and its risk assessment.				
Course Outcome	s (CO): Student will be able to				
• Io list ou	t important legislations related to health, Safety and Environment.				
<ul> <li>To fist ou</li> <li>To under</li> </ul>	t requirements mentioned in factories act for the prevention of accid	ents			
	stand the health and wellare provisions given in factories act.	La	oturo	Ura	
UNII - I Industrial safatur	Agaidant agusas types regults and control machanical and ala	Le	ol ho	nis.	tunos
causes and preve	ntive steps/procedure describe salient points of factories act 1948	for	ar na healt	h and	, types,
wash rooms drir	king water layouts light cleanliness fire guarding pressure yes	sels	etc	Safet	ty color
codes Fire preve	ntion and firefighting equipment and methods	5015,	010,	Bure	.y color
UNIT - II		Le	cture	Hrs:	
Fundamentals of	maintenance engineering: Definition and aim of maintenance eng	inee	ring.	Prim	arv and
secondary function	ons and responsibility of maintenance department, Types of ma	inter	nance	e, Typ	bes and
applications of to	ools used for maintenance, Maintenance cost & its relation with 1	epla	ceme	ent ec	onomy,
Service life of equ	ipment.	•			•
UNIT - III		Le	cture	Hrs:	
Wear and Corrosi	on and their prevention: Wear- types, causes, effects, wear reduction	n m	ethod	ls, lub	ricants-
types and applic	ations, Lubrication methods, general sketch, working and applica	tion	s, i.	Screv	v down
grease cup, ii. Pre	essure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v.	Wic	k fee	ed lub	rication
v1. Side feed lub	rication, vii. Ring lubrication, Definition, principle and factors al	ffect	ing t	he co	rrosion.
1 ypes of corrosio	n, corrosion prevention methods.	T.	- 4	TT	
UNII - IV	It tracing concept and importance desigion tracconcept need and	Le		Hrs:	
of foult finding	activities show as decision tree draw decision tree for problem	appi	icatio	ons, se	squence
bydraulic pneum	activities, show as decision nee, draw decision nee for product	one	mac	hine	tool ii
Pump iii Air con	pressor iv Internal combustion engine v Boiler vi Flectrical mo	tors	Type	es of t	faults in
machine tools and	their general causes.	.015,	ryp	05 01 1	iuuns m
UNIT - V		Le	cture	Hrs:	
Periodic and pre	ventive maintenance: Periodic inspection-concept and need, deg	reas	ing.	clean	ing and
repairing scheme	s, overhauling of mechanical components, overhauling of elect	rical	mo	tor, c	ommon
troubles and ren	nedies of electric motor, repair complexities and its use, defini	tion	nee	d, ste	eps and
advantages of pr	eventive maintenance. Steps/procedure for periodic and preventi	ve r	naint	enanc	e of: I.
Machine tools, ii	Pumps, iii. Air compressors, iv. Diesel generating (DG) sets, Pro	grar	n and	1 sche	dule of
preventive mainte	enance of mechanical and electrical equipment, advantages of pre-	even	tive	maint	enance.
Repair cycle conc	ept and importance				
Textbooks:					
1. Maintenance E	ngineering Handbook, Higgins & Morrow, Da Information Services	•			
2. Maintenance E	ngineering, H. P. Garg, S. Chand and Company.				
<b>Reference Books</b>	:				
1. Pump-hydrauli	c Compressors, Audels, Mcgrew Hill Publication.				
2. Foundation Eng	gineering Handbook, Winterkorn, Hans, Chapman & Hall London.				



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

Course Code	BUSINESS ANALYTICS	L	Т	P	С	
21DOE301c		3	0	0	3	
	Semester			III		
<b>Course Objectives</b>	3:					
• The main of business ar	objective of this course is to give the student a comprehensive under nalytics methods.	rstar	ıding	g of		
<b>Course Outcomes</b>	(CO): Student will be able to					
Students w	ill demonstrate knowledge of data analytics.					
Students w	ill demonstrate the ability of think critically in making decisions ba	sed	on			
data and de	eep analytics.					
Students w	ill demonstrate the ability to use technical skills in predicative and					
prescriptive	e modeling to support business decision-making.					
<ul> <li>Students w</li> </ul>	ill demonstrate the ability to translate data into clear, actionable ins	ight	s.			
UNIT - I		Le	cture	Hrs:		
Business Analysis: Overview of Business Analysis, Overview of Requirements, Role of the Business Analyst						
Stakeholders: the p	roject team, management, and the front line, Handling Stakeholder	Cor	nflict	s.		
UNIT - II		Le	cture	Hrs:		
Life Cycles: System	ms Development Life Cycles, Project Life Cycles, Product Life (	Cycl	es, I	Requir	rement	
Life Cycles.		-		-		
UNIT - III		Le	cture	Hrs:		
Forming Requirem Requirements, Req Documents.Transfo Additive/Subtractiv Flowcharts, Entity	nents: Overview of Requirements, Attributes of Good Requ uirement Sources, Gathering Requirements from Stakeholders, Co orming Requirements: Stakeholder Needs Analysis, Decon we Analysis, Gap Analysis, Notations (UML & BPMN), Flow -Relationship Diagrams, State-Transition Diagrams, Data Flow I	iren mmo npos vcha Diag	ients on R sition rts, s grams	, Typ equire 1 An Swim 8, Use	es of ments alysis, Lane Case	
Modeling, Business	s Process Modeling					
UNIT - IV		Le	cture	Hrs:		
Finalizing Requirements: Presenting Requirements, Socializing Requirements and Gaining Acceptance, Prioritizing Requirements. Managing Requirements Assets: Change Control, Requirements Tools						
UNIT - V		Le	cture	Hrs:		
Recent Trands in	: Embedded and colleborative business intelligence. Visual of	lata	reco	overv.	Data	
Storytelling and Da	ata Journalism.			,		
Textbooks:						
1. Business Analys 2. Project Manager	is by James Cadle et al. nent: The Managerial Process by Erik Larson and, Clifford Gray					
Reference Rooks						
1. Business an Schniederia	nalytics Principles, Concepts, and Applications by Marc J. Schnied ans, Christopher M. Starkey, Pearson FT Press.	erja	ns, D	ara G		
2. Business A	nalytics by James Evans, persons Education.					



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## **COMMON COURSE STRUCTURE & SYLLABI**

Course Code	WASTE TO ENERGY	L	Т	Р	С
21DOE301e		3	0	0	3
	Semester	III			
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~					
Course Objective	28:				
• Introduce energy.	and explain energy from waste, classification and devices to	cor	vert	wast	e to
• To impart	knowledge on biomass pyrolysis, gasification, combustion and co	nver	sion	proce	ess.
• To educate and biom	te on biogas properties ,bio energy system, biomass resources and ass energy programme in India.	thei	r clas	sifica	ation
Course Outcome	s (CO): Student will be able to				
• To know	about overview of Energy to waste and classification of waste.				
• To acquir in detail.	e knowledge on bio mass pyrolysis, gasification, combustion and	conv	ersio	n pro	cess
• To gain l	knowledge on properties of biogas, biomass resources and progr	amn	nes t	o coi	ivert
waste to e	nergy in India.	τ.		TT	10
			cture	Hrs:	10
Introduction to E Industrial waste -	MSW – Conversion devices – Incinerators, gasifiers, digestors	ed, I	ores	t resi	due,
UNIT - II		Lee	cture	Hrs:	10
Biomass Pyrolysi	s: Pyrolysis – Types, slow fast – Manufacture of charcoal –	Met	hods	- Yi	elds
and application –	Manufacture of pyrolytic oils and gases, yields and applications.				
UNIT - III		Leo	cture	Hrs:	12
<b>Biomass Gasifica</b>	tion: Gasifiers - Fixed bed system - Downdraft and updraft gas	sifie	rs – 1	Fluid	ized
bed gasifiers – De	esign, construction and operation – Gasifier burner arrangement fo	r the	ermal	hea	ting
– Gasifier engin	ne arrangement and electrical power – Equilibrium and kin	netic	cons	sidera	tion
in gasifier operati	On				
UNIT - IV		Lee	cture	Hrs:	12
Biomass Combus	tion: Biomass stoves - Improved chullahs, types, some exotic d	lesig	ns, F	Fixed	bed
combustors, Type	s, inclined grate combustors, Fluidized bed combustors, Design	, coi	nstruc	ction	and
operation - Opera	tion of all the above biomass combustors.				
UNIT - V		Lee	cture	Hrs:	10
Biogas: Propertie status - Bio ener classification -	es of biogas (Calorific value and composition) - Biogas plan egy system - Design and constructional features - Biomass re	t te sour	chno ces	logy and 1	and their
Biomass convers gasification- pyro biogas Plants –	ion processes - Thermo chemical conversion - Direct comb lysis and liquefaction - biochemical conversion - anaerobic dig Applications - Alcohol production from biomass - Bio die	ustic estic esel	on - on - prod	bion Type luctic	nass s of on -
Urban waste to	energy conversion - Biomass energy programme in India.		1		
Textbooks:					
1. Non Conv	ventional Energy, Desai, Ashok V., Wiley Eastern Ltd., 2018				
2. Biogas T 2017	echnology - A Practical Hand Book - Khandelwal, K. C. and N	lahd	i, S.	S., T	'MH,
<b>Reference Books</b>	<u> </u>				
1. Food, Fee	ed and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt.	Ltd.	, 199	1.	

2. Biomass Conversion and Technology, C. Y. WereKo-Brobby and E. B. Hagan, John Wiley



# M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD

## **COMMON COURSE STRUCTURE & SYLLABI**

& Sons, 1996

## **Online Learning Resources:**

https://nptel.ac.in/noc/courses/noc19/SEM1/noc19-ch13/ https://www.youtube.com/watch?v=x2KmjbCvKTk