

# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

# COURSE STRUCTURE & SYLLABI

S. No.	Course	Course Name	Category	Hour	Hours per week		
	codes			L	Т	Р	ts
1.	21D06101	Digital System Design with PLDs	PC	3	0	0	3
2.	21D06102	Microcontrollers and Programmable Digital Signal Processors	PC	3	0	0	3
3.	21D06103a 21D06103b 21D06103c	<b>Program Elective – I</b> Advanced Computer Architecture Design of Fault Tolerant Systems Advanced Operating System	PE	3	0	0	3
4.	21D06104a 21D06104b 21D06104c	<b>Program Elective – II</b> CMOS Digital IC Design Digital Signal Processors and Architectures Advanced Data Communication	PE	3	0	0	3
5.	21D06105	Digital System Design Lab	PC	0	0	4	2
6.	21D06106	Microcontrollers and Programmable Digital Signal Processors Lab	PC	0	0	4	2
7.	21DRM101	Research Methodology and IPR	MC	2	0	0	2
8.	21DAC101a 21DAC101b 21DAC101c	Audit Course – I English for Research paper writing Disaster Management Sanskrit for Technical Knowledge	AC	2	0	0	0
		Total					18

# SEMESTER – I



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

#### **COURSE STRUCTURE & SYLLABI**

S.No.	Course	Course Name	Category	H	Hours per		
	codes			L	Т	Р	S
1.	21D06201	Embedded System Design	PC	3	0	0	3
2.	21D06202	VLSI Technology and Design	PC	3	0	0	3
3.	21D06203a 21D06203b 21D06203c	<b>Program Elective – III</b> SoC Architecture Embedded Software Engineering Embedded Real Time Operating Systems	PE	3	0	0	3
4.	21D06204a 21D06204b 21D06204c	<b>Program Elective – IV</b> Hardware and Software co-design Adhoc and Wireless Sensor Networks Algorithms for VLSI Design	PE	3	0	0	3
5.	21D06205	Embedded System Design Lab	PC	0	0	4	2
6.	21D06206	VLSI Simulation Lab	PC	0	0	4	2
7.	21D06207	Technical seminar	PR	0	0	4	2
8.	21DAC201a 21DAC201b 21DAC201c	Audit Course – II Pedagogy Studies Stress Management for Yoga Personality Development through Life Enlightenment Skills	AC	2	0	0	0
Total							18

#### **SEMESTER – II**



#### **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

#### **COURSE STRUCTURE & SYLLABI**

#### **SEMSTER - III**

S.No.	Course	Course Name	Category	Hours per week			Credits
	codes			L	Т	Р	
1.	21D06301a 21D06301b 21D06301c	<b>Program Elective – V</b> Embedded Systems Protocols Soft Computing Techniques Communication Buses and Interfaces	PE	3	0	0	3
2.	21DOE301b 21DOE301c 21DOE301e	<b>Open Elective</b> Industrial Safety Business Analytics Waste to Energy	OE	3	0	0	3
3.	21D06303	Dissertation Phase – I	PR	0	0	20	10
4.	21D06304	Co-curricular Activities					2
		Total					18

#### **SEMESTER - IV**

S.No.	Course	Course Name	Category	Hours per week			Credits
	codes			L	Т	Р	
1.	21D06401	Dissertation Phase – II	PR	0	0	32	16
		Total					16



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code DIGITAL SYSTEM DESIGN with PLDs	L	Т	P	C
21D06101	3	0	0	3
Semester			[	
Course Objections				
Course Objectives:				
• To understand an overview of system design approach using programmable	logi	c dev	ices.	
• To get exposed to the various architectural features of CPLDS and FPGAS.				
<ul> <li>To learn the methods and techniques of CPLD &amp; FPGA design with EDA to</li> </ul>	ols.			
<ul> <li>To learn software tools used for design process with the help of case studies.</li> </ul>				
Course Outcomes (CO): Student will be able to				
• Understand an overview of system design approach using programmable log	gic d	evice	s.	
• Get exposed to the various architectural features of CPLDS and FPGAS.				
• Learn the methods and techniques of CPLD & FPGA design with EDA tools	5.			
• Learn software tools used for design process with the help of case studies.				
UNIT - I	Lee	cture	Hrs:	
Programmable Logic Devices: The concept of programmable Logic Devices, SPLI	Ds, F	PAL	levic	es,
PLA devices, GAL devices, CPLD-Architecture, Xilinx CPLDs- Altera CPLDs, FPG	<b>GÁs</b> -	FPG	A	,
technology, architecture, CLB and slice Stratix LAB and ALM-RAM Blocks, Differ	ent t	vpes	Xiliı	nx
FPGAs, DSP Blocks, Clock Management, I/O standards, Additional features.		<b>J</b> I		
UNIT - II	Lee	cture	Hrs:	
Analysis and Derivation of Clocked Sequential Circuits with State Graphs and	Tab	les: /	4	
sequential parity checker. Analysis by signal tracing and timing charts-state tables ar	nd gi	aphs	-	
general models for sequential circuits, Design of a sequence detector, More Complex	c des	sign		
problems, Guidelines for construction of state graphs, serial data conversion, Alphan	ume	ric s	tate	
graph notation				
UNIT - III	Lee	cture	Hrs:	
Sequential circuit Design: Design procedure for sequential circuits-design example	, Co	de		
converter, Design of Iterative circuits, Design of a comparator, Design of sequential	circ	uits u	sing	
ROMs and PLAs, Sequential circuit design using CPLDs, Sequential circuit design u	ising	g FPC	GAs,	
Simulation and testing of Sequential circuits, Overview of computer Aided Design				
UNIT - IV	Lee	cture	Hrs:	
Fault Modeling and Test Pattern Generation: Logic Fault Model, Fault detection	& re	eduno	lancy	/,
Fault equivalence and fault location, Fault dominance, Single stuck at fault model, m	nulti	ole S	tuck	at
Fault models, Bridging Fault model.Fault diagnosis of combinational circuits by con	vent	ional	l	
methods, path sensitization techniques, Boolean difference method, KOHAVI algori	thm,	Test		
algorithms-D algorithm, Random testing, transition count testing, signature analysis	and	test b	oridgi	ing
faults.			-	-
UNIT - V	Lee	cture	Hrs:	
Fault Diagnosis in Sequential Circuits: Circuit Test Approach, Transition check A	ppro	bach,	State	e
identification and fault detection experiment, Machine identification, Design of fault	dete	ection	1	
experiment.				
Textbooks:				
1. Digital Electronics and design with VHDL- Volnei A. Pedroni, Elsevier publicatio	ns.			
2. Fundamentals of Logic Design-Charles H.Roth, Jr5th Ed., Cengage Learning.				
3. Logic Design Theory-N.N.Biswas,PHI.				
Reference Books:				
1. Digital Circuits and Logic Design-Samuel C.LEE,PHI, 2008.		-		
2. Digital System Design using programmable logic devices- Parag K.Lala, BS publi	icati	ons.		
UNIT - V         Fault Diagnosis in Sequential Circuits: Circuit Test Approach, Transition check A identification and fault detection experiment, Machine identification, Design of fault experiment.         Textbooks:         1.Digital Electronics and design with VHDL- Volnei A. Pedroni, Elsevier publicatio         2. Fundamentals of Logic Design-Charles H.Roth,Jr5th Ed.,Cengage Learning.         3. Logic Design Theory-N.N.Biswas,PHI.         Reference Books:         1. Digital Circuits and Logic Design-Samuel C.LEE,PHI, 2008.         2. Digital System Design using programmable logic devices- Parag K.Lala, BS publication	ns.	ons.	Hrs: State	<u> </u>



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	MICROCONTROLLERS AND PROGRAMMABLE	L	Т	Р	С
21D06102	DIGITAL SIGNAL PROCESSORS	3	0	0	3
	Semester		]	[	
Course Objectiv	es:				
To learn	about ARM Microcontroller architectural features				
To under	stand the ARM 'C' Programming for various applications				
To study	the DSP processor fundamentals and its development tools				
Course Outcom	es (CO): Student will be able to				
Learn ab	out ARM Microcontroller architectural features				
Understa	nd the ARM 'C' Programming for various applications				
Study the	e DSP processor fundamentals and its development tools				
UNIT - I		Lee	cture	Hrs:	
ARM Cortex-M	x Processor: Applications, Programming model – Registers, Op	berat	ion -	mod	les,
Exceptions and	Interrupts, Reset Sequence, Instruction Set (ARM and T	hun	ıb),	Unif	ied
AssemblerLangu	age, Memory Maps, Memory Access Attributes, Permissions, Bit-	Band	l Ope	eratio	ons,
Unaligned and Ex	clusive Transfers. Pipeline, Bus Interfaces.				
UNIT - II		Lee	cture	Hrs:	
Exceptions, Typ	bes, Priority, Vector Tables, Interrupt Inputs and Pending	beha	viour	, Fε	ult
Exceptions, Sup	ervisor and Pendable Service Call, Nested Vectored Interrupt	Cont	rollei	, Ba	sic
Configuration, S	YSTICK Timer, Interrupt Sequences, Exits, Tail Chaining, Interrup	t Lat	ency	•	
UNIT - III		Lee	cture	Hrs:	
LPC 17xx microo	controller- Internal memory, GPIOs, Timers, ADC, UART and othe	er sei	rial		
interfaces, PWM	, RTC, WDT.	-			
UNIT - IV		Lee	cture	Hrs:	
Programmable D	SP (P-DSP) Processors: Harvard architecture, Multi port memory, a	archi	tectu	ral	
structure of P-DS	P- MAC unit, Barrel shifters, Introduction to TI DSP processor fan	nily			
UNIT - V		Lee	cture	Hrs:	
VLIW architectu	re and TMS320C6000 series, architecture study, data paths, cross p	aths,			
Introduction to	Instruction level architecture of C6000 family, Assembly Instruction	ucti	ons i	mem	ory
addressing, for an	ithmetic, logical operations.				
Textbooks:					
1. Joseph Yiu, "I	he definitive guide to ARM Cortex-M3", Elsevier, 2nd Edition			1	
2. Venkatramani	B. and Bhaskar M. "Digital Signal Processors: Architecture, Progra	ımm	ing a	na	
Applications", I	MH, 2 <sup></sup> Edition.				
1 Slags Andrews	S: N. Symaa Daminia, Whight Chuig, "ADM System Davidonan's Chid	a D		ina	a d
1. Sloss Andrew Ontimizing?' Mo	N, Symes Dominic, wright Chris, AKW System Developer's Guid	le: D	esign	ing a	ma
2 Steve furber "	Igan Kauman Fublication. ARM System on Chin Architecture" Dearson Education				
2. Sieve fuider, 3. Frank Vahid or	nd Tony Givarais "Embedded System Design" Wiley				
4 Technical refer	rences and user manuals on www.arm.com NYP Semiconductor				
www.nxp.com.ar	ad Texas Instruments www.ti.com				



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	ADVANCED COMPUTER ARCHITECTURES	L T P	С						
21D06103a	<b>Program Elective – I</b>	3 0 0	3						
	Semester	I							
Course Objectiv	/es:								
• To learn addressin	• To learn the instruction set architectures from a design perspective, including memory addressing, operands, and control flow.								
• To unde	rstand the advanced concepts such as instruction level parallelist	m, , out-of-ord	ler						
execution	execution, chip-multiprocessing and the related issues of data hazards, branch costs,								
hardware	e prediction.								
<ul> <li>To study</li> </ul>	the multiprocessor and parallel processing architectures.								
• To learn	about the organization and design of contemporary processor archit	tectures.							
<b>Course Outcom</b>	es (CO): Student will be able to								
• Learn th addressin	ne instruction set architectures from a design perspective, indig, operands, and control flow.	cluding memor	ry						
• Understa	nd the advanced concepts such as instruction level parallelis	sm, out-of-ord	ler						
execution hardware	n, chip-multiprocessing and the related issues of data hazard	ls, branch cost	ts,						
• Study the	e multiprocessor and parallel processing architectures.								
• Learn ab	out the organization and design of contemporary processor architec	tures.							
UNIT - I		Lecture Hrs:							
Fundamentals o	f Computer Design								
Fundamentals of	Computer design, Changing faces of computing and task of comput	ter designer,							
Technology trend	ls, Cost price and their trends, measuring and reporting performance	e, quantitative							
principles of con	nputer design, Amdahl's law.								
Instruction set pr	inciples and examples- Introduction, classifying instruction set- men	mory addressing	ıg-						
type and size of o	operands, operations in the instruction set.								
UNIT - II		Lecture Hrs:							
Pipelines									
Introduction ,bas	ic RISC instruction set ,Simple implementation of RISC instruction	set, Classic fiv	'e						
stage pipe line fo	r RISC processor, Basic performance issues in pipelining, Pipeline	hazards,							
Reducing pipelin	e branch penalties.								
Memory Hierar	chy Design	• 1/							
Introduction, rev	lew of fundamentals of cache, Cache performance, Reducing cache	miss penalty,							
Virtual memory.		I a atawa IIwa							
UNII - III Instantion I and	Douellelian the Hendman Annuageh	Lecture Hrs:							
Instruction Leve	el Parallelism une Haruware Approach	agulo'a							
approach Branch	a prediction high performance instruction delivery hardware based	asulo s							
II D Softwara A	n prediction, high performance instruction derivery- hardware based	speculation.							
Basic compiler l	pproach aval techniques, static branch prediction, VI IW approach, Exploitin	ng II D							
Dasic complicition	mpile time. Cross cutting issues. Hardware verses Software	lg ILI,							
I and the sin at CO		Lecture Hrs.							
Multi Processor	s and Thread Level Parallelism	Lecture IIIs.							
Multi Processors	and Thread level Parallelism-Introduction Characteristics of appli	cation domain							
Systematic share	d memory architecture. Distributed shared – memory architecture.	Synchronization	n.						
UNIT - V		Lecture Hrs:	-						



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

#### **COURSE STRUCTURE & SYLLABI**

#### Inter Connection and Networks

Introduction, Interconnection network media, Practical issues in interconnecting networks, Examples of inter connection, Cluster, Designing of clusters.

#### **Intel Architecture**

Intel IA- 64 ILP in embedded and mobile markets Fallacies and pit falls.

#### Textbooks:

1. John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach, 3rd Edition, An Imprint of Elsevier.

#### **Reference Books:**

1. John P. Shen and Miikko H. Lipasti, Modern Processor Design : Fundamentals of Super Scalar Processors

2. Computer Architecture and Parallel Processing ,Kai Hwang, Faye A.Brigs., MC Graw Hill.,

3. Advanced Computer Architecture - A Design Space Approach, DezsoSima, Terence Fountain,

Peter Kacsuk ,Pearson Ed.,



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

<b>Course Code</b>	DESIGN OF FAULT TOLERANT SYSTEMS	L	Т	Р	C
21D06103b	<b>Program Elective – I</b>	3	0	0	3
	Semester		J	[	
Course Objectiv	es:				
To provi	de broad understanding of fault diagnosis and tolerant design appro	ach.			
• To illustr	ate the framework of test pattern generation using semi and full aut	toma	tic		
approach					
• To acqui	re the knowledge of scan architectures.				
• To acqui	re the knowledge of design of built-in-self test.				
Course Outcom	es (CO): Student will be able to				
Provide l	broad understanding of fault diagnosis and tolerant design approach				
Illustrate	the framework of test pattern generation using semi and full autom	atic	annre	oach	
Acquire	the knowledge of scan architectures	atie	"PPI	ouem	
Acquire	the knowledge of design of built-in-self test				
UNIT - I	ine knowledge of design of built in sen test.	Lec	ture	Hrs	
Fault Tolerant I	Design		ture	1115.	
Basic concepts: F	Reliability concepts, Failures & faults, Reliability and Failure rate. 1	Relat	ion ŀ	betwe	en
reliability and me	ean time between failure, maintainability and availability, reliability	of s	eries		
parallel and paral	lel-series combinational circuits.			,	
Fault Tolerant I	Design				
Basic concepts-st	atic, dynamic, hybrid, triple modular redundant system (TMR), 5M	ſR			
reconfiguration to	echniques, Data redundancy, Time redundancy and software Redun	danc	y co	ncept	ts.
UNIT - II		Lec	ture	Hrs:	
Self Checking ci	rcuits & Fail safe Design				
Basic concepts of	f self checking circuits, Design of Totally self checking checker, Ch	necke	ers us	sing 1	m
out of n codes, B	erger code, Low cost residue code.				
Fail Safe Design-	Strongly fault secure circuits, fail safe design of sequential circuits	s usir	ıg pa	rtitio	'n
theory and Berge	r code, totally self checking PLA design				
UNIT - III		Lec	ture	Hrs:	
Design for Testa	bility				
Design for testab	ility for combinational circuits: Basic concepts of Testability, Contra	rollał	oility	and	
observability, Th	e Reed Muller's expansion technique, use of control and syndrome	testa	ble c	lesig	ns.
Design for testab	ility by means of scan				
Making circuits	Testable, Testability Insertion, Full scan DFT technique- Full scan i	nsert	ion,	flip-	
flop Structures, F	full scan design and Test, Scan Architectures-full scan design, Shad	low r	egist	er D	FT,
Partial scan meth	ods, multiple scan design, other scan designs.				
UNIT - IV		Lec	ture	Hrs:	
Logic Built-in-se	elf-test				
BIST Basics-Me	mory-based BIST, BIST effectiveness, BIST types, Designing a BIS	Я, Т	est P	atter	n
Generation-Enga	ging TPGs, exhaustive counters, ring counters, twisted ring counter	, Lin	ear		
feedback shift reg	gister, Output Response Analysis-Engaging ORA's, One's counter,	trans	sition	1	1
counter, parity ch	lecking, Serial LFSRs, Parallel Signature analysis, BIST architectur	es-B	IST:	relate	ed
terminologies, A	centralised and separate Board-level BIST architecture, Built-in ev	aluat	.10n a	ind so	elf
test(BEST), Rand	tom 1 est socket(K1S), LSSD Un-chip self test, Self –testing using	MIS	k and	a	
SKSU, Concurren	III DISI, DILBO, Enhancing coverage, KI level BISI design-CUI	des1	gn,		
simulation and sy	DIST Design of STUMDS DTS and STUMDS require	aung			
configurations in	DIST, DESIGN OF STOWFS, KTS AND STOWFS TESURS.				



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

#### **COURSE STRUCTURE & SYLLABI**

UNIT - V		Lecture Hrs:						
Standard IEEE	Fest Access Methods							
Boundary Scan Basics, Boundary scan architecture- Test access port, Boundary scan registers, TAP								
controller, the dec	oder unit, select and other units, Boundary scan Test Instructions-	Mandatory						
instructions, Boar	d level scan chain structure-One serial scan chain, multiple-scan cl	nain with one						
control test port, r	nultiple-scan chains with one TDI,TDO but multiple TMS, Multip	le-scan chain,						
multiple access po	ort, RT Level boundary scan-inserting boundary scan test hardware	e for CUT, Two						
module test case,	virtual boundary scan tester, Boundary Scan Description language							
Textbooks:								
1. Fault Tole	erant & Fault Testable Hardware Design- Parag K.Lala, PHI, 1984.							
2. Digital Syst	em Test and Testable Design using HDL models and Architecture	s -						
Zainalabedi	nNavabi, Springer International Ed.,							
<b>Reference Books</b>								
1. Digital System	ns Testing and Testable Design-MironAbramovici, Melvin A.Breu	er and Arthur D.						
Friedman, Ja	ico Books							
2 Essentials of	Electronic Testing- Bushnell & VishwaniD Agarwal Springers							

Essentials of Electronic Testing- Bushnell & VishwaniD. Agarwal, Springers.
 Design for Test for Digital IC's and Embedded Core Systems- Alfred L. Crouch, 2008



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	ADVANCED OPERATING SYSTEMS	L	Т	Р	C
21D06103c	<b>Program Elective – I</b>	3	0	0	3
	Semester			I	
		1			
Course Objectiv	/es:				
To understar	d the basics of operating systems				
• To learn the	features of UNIX and LINUX				
• To understar	d the concepts of distributed systems				
<b>Course Outcom</b>	es (CO): Student will be able to				
• Understand t	he basics of operating systems				
• Learn the fea	itures of UNIX and LINUX				
• Understand t	he concepts of distributed systems				
UNIT - I		Le	cture	Hrs:	
Introduction to	Operating Systems				
Overview of com	puter system hardware, Instruction execution, I/O function, Interru	upts.	Mer	norv	
hierarchy, I/O co	mmunication techniques, Operating system objectives and function	s, Ev	valua	tion of	of
operating system		·			
UNIT - II		Le	cture	Hrs:	
Introduction to	UNIX and LINUX				
Basic commands	& command arguments, standard input, output, input / output redir	ectio	on, fi	lters	
and editors, Shel	ls and operations.				
UNIT - III		Le	cture	Hrs:	
System Calls					
System calls and	related file structures, input / output Process creation & termination	1.			
Inter Process Con	mmunication				
Introduction, file	and record locking, Client-Server example, pipes, FIFOs, Streams	& M	lessa	ges,	
Name Spaces, Sy	stems V IPC, Message queues, Semaphores, Shared Memory, Soch	kets	& TI	LI.	
UNIT - IV		Lee	cture	Hrs:	
Introduction to	Distributed Systems				
Goals of distribu	ted system, Hardware and software concepts, Design issues.				
Communication	in Distributed Systems				
Layered protocol	s, ATM networks, Client – Server model, Remote procedure call an	ıd G	roup		
communication.		·			
UNIT - V		Lee	cture	Hrs:	
Synchronization	n in Distributed Systems				
Clock synchroniz	zation, Mutual exclusion, E-tech algorithms, Bully algorithm, Ring	algo	rithn	1,	
Atomic transaction	ons.				
Deadlocks	M . 1		1		
Deadlock in disti	ributed systems, Distributed dead lock prevention and distributed de	ad l	ock		
detection.					
Textbooks:					
1. The Design of	the UNIX Operating Systems – Maurice J. Bach, PHI, 1986.				
2 Distributed Op	peraung System – Andrew. S. Lanenbaum, PHI, 1994.				
5.1 ne Complete	reference LINUA – Kichard Peterson, 4th Ed., McGraw-Hill.				
<b>Keierence Book</b>	S:				
1. Operating Sys	items: Internal and Design Principles – Stallings, 6th Ed., PE.				
2.Modern operat	ing Systems, Andrew S Tanenbaum, 3rd Ed., PE.				



# **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

# COURSE STRUCTURE & SYLLABI

3.Operating System Principles' – Abraham Silberchatz, peter B. Galvin, Greg Gagne,7th Ed., John Wiley.
4.UNIX User Guide – Ritchie & Yates.
5UNIX Network Programming – W. Richard Stevens, PHI, 1998



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

<b>Course Code</b>	CMOS DIGITAL IC DESIGN	L	Т	P	С
21D06104a	<b>Program Elective – II</b>	3	0	0	3
	Semester	_		I	
<b>Course Objectiv</b>	es:				
• To under	stand the fundamental properties of digital Integrated circuits usin	g ba	sic N	1OSF	ΈT
equations	s and to develop skills for various logic circuits using CMOS related	d des	sign s	styles	<b>.</b>
• The cour	se also involves analysis of performance metrics.				
• To teach	fundamentals of CMOS Digital integrated circuit design such	as ir	npor	tance	of
Pseudo lo	ogic, Combinational MOS logic circuits and Sequential MOS logic	circu	iits.		
• To teach	the fundamentals of Dynamic logic circuits and basic semicon	duct	or m	nemo	ries
which are	e the basics for the design of high performance digital integrated cir	cuits	5.		
<b>Course Outcome</b>	es (CO): Student will be able to				
Demonstr	ate advanced knowledge in Static and dynamic characteristics of C	MOS	5,		
• Estimate l	Delay and Power of Adders circuits.				
Classify d	ifferent semiconductor memories.				
• Analyze.	design and implement combinational and sequential MOS logic circ	cuits			
<ul> <li>Analyze (</li> </ul>	complex engineering problems critically in the domain of digit	al I	C de	sign	for
conductin	g research.			5-8	101
Solve eng	incering problems for feasible and optimal solutions in the core are	a of	digit	al IC	s
UNIT - I		Le	cture	Hrs	<u> </u>
MOS Design Ps	Pudo NMOS Logic: Inverter Inverter threshold voltage. Output his	$\frac{1}{2}$	oltag	e	
Output Low volta	age. Gain at gate threshold voltage. Transient response. Rise time. F	Fall t	ime.	e, Pseu	do
NMOS logic gate	es. Transistor equivalency. CMOS Inverter logic.		,	1.000	
UNIT - II		Le	cture	Hrs:	
Combinational 1	MOS Logic Circuits: MOS logic circuits with NMOS loads. Primi	tive	CM	OS lo	ogic
gates-NOR & N	IAND gate, Complex Logic circuits design-Realizing Boolean e	expre	ession	ns us	sing
NMOS gates and	I CMOS gates, AOI and OIA gates, CMOS full adder, CMOS tra	ansm	nissic	on ga	tes,
Designing with	Fransmission gates.			U	
UNIT - III		Lee	cture	Hrs:	
Sequential MOS	Logic Circuits: Behavior of bistable elements, SR Latch, Clock	ked 1	atch	and	flip
flop circuits, CM	OS D latch and edge triggered flip-flop				•
UNIT - IV		Lee	cture	Hrs:	
Dvnamic Logic	Circuits: Basic principle, Voltage Bootstrapping, Synchronou	is d'	vnan	nic r	ass
transistor circuit	s, Dynamic CMOS transmission gate logic, High performance	Dyn	amic	CM	OS
circuits.		5			
UNIT - V		Lee	cture	Hrs:	
Semiconductor	Memories: Types, RAM array organization, DRAM – Types, Or	berat	ion,	Leak	age
currents in DRA	M cell and refresh operation, SRAM operation Leakage currents	in	SRA	М се	ells,
Flash Memory-N	OR flash and NAND flash.				
Textbooks:					
1. Neil Weste,	David Harris, "CMOS VLSI Design: A Circuits and Systems	Pers	spect	ive",	$4^{\text{th}}$
Edition, Pear	son, 2010		*	,	
2. Digital Integ	rated Circuit Design – Ken Martin, Oxford University Press, 2011.				
3. CMOS Dig	ital Integrated Circuits Analysis and Design - Sung-Mo Kang,	Yus	uf L	eblet	vici,
TMH, 3 <sup>rd</sup> Ed	ition, 2011.				
Reference Book	5:				



# **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 2. Digital Integrated Circuits A Design Perspective, Jan M.Rabaey, AnanthaChandrakasan, Borivoje Nikolic, 2ndEdition, PHI.



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	DIGITAL SIGNAL PROCESSORS AND	L	Т	Р	С
21D06104b	ARCHITECTURES	3	0	0	3
	Program Elective – II				
	Semester		]	I	
Course Objectiv	/es:				
• To ]	provide a comprehensive understanding of various programs of	of D	igital	Sig	nal
Proc	essors.				
• To a float	distinguish between the architectural differences of ARM and I ing point capabilities.	DSP	s alo	ng w	/1th
• To e	explore architecture and functionality of various DSP Processors	and	can	able	to
write	e programs.				
To k	now about the connectivity of interfacing devices with processors				
Course Outcom	es (CO):				
Prov     Proc	ide a comprehensive understanding of various programs of essors.	D	igital	Sig	nal
• Disti	nguish between the architectural differences of ARM and DSPs al	ong	with	float	ing
poin	t capabilities.				
• Expl	ore architecture and functionality of various DSP Processors and	can	able	to w	rite
prog	rams.				
• Knov	w about the connectivity of interfacing devices with processors.	1			
UNIT - I		Le	cture	Hrs:	
Fundamentals o	f Digital Signal Processing			_	
Digital signal-pi	occessing system, Sampling process, Discrete time sequences,	Disc	crete	Fou	rıer
Transform (DF1	) and Fast Fourier Transform (FFT), Linear time-invariant system	is, L	ngita	l filte	ers,
Decimation and	Interpolation, Computational Accuracy in DSP Implementations-	Nui	nber	torm	ats
for signals and c	A/D. Computering arrange DSD. Computational arrange D/A. Co	s oi	error	In D	SP
implementations.	A/D Conversion errors, DSP Computational errors, D/A Co	nvei	sion	Erro	ors,
Compensating fil	ter.	τ.	- 4	TT	
		Le	clure	Hrs:	
Architectures IC	or programmable DSP Devices		nd N	Iama	
Basic Architectu	Carabilities, Address Constantion LINIT, Discretification of Day	ire a	ina N m En	nemc	ory,
Data Addressing	Capabilities, Address Generation UNIT, Programmability and Pro	ograi	n ex	ecuti	on,
INIT III		La	oturo	Ura	
Drogrammable	Digital Signal Processons	Le	cluie	1115.	
Commorcial Dia	Digital Signal Processors	200	54VV	ע המ	Da
Data Addressin	a modes of TMS320C54XX Processors Memory space of	200 TM	5477	X D3 0C541	rs, VV
Processors Prog	ram Control TMS320C54XX instructions and Programming On (		Dori	inhor	alc
Interrupts of TM	S320C54XX processors. Pipeline operation of TMS320C54XX Pro	Cint	ors	ipner	a15,
	SS20CJ4XX processors, I ipenine operation of TWIS520CJ4XX TTO		otura	Hre.	
Analog Devices	Family of DSP Davicas	LU	cture	1115.	
Analog Devices	Family of DSP Devices ALL and MAC block diagram Shifter	Inct	notic	n B	264
Analog Devices	$\Delta DSP 2100  \Delta DSP_{2181}  high  performance  Processor$	Insu	oduc	ni, D	to
RlackfinProcess	The Blackfin Processor Introduction to Micro Signal Architect	mu me		view	
Hardware Proce	ssing Units and Register files Address Arithmetic Unit Co	ntro	1 Ur	nit F	Rije
Architecture and	Memory. Basic Peripherals	,1111 ()	. 01	, 1	- 40



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

# **COURSE STRUCTURE & SYLLABI**

UNIT - V		Lecture Hrs:						
Interfacing Memory and I/O Peripherals to Programmable DSP Devices								
Memory space of	Iemory space organization, External bus interfacing signals, Memory interface, Parallel							
interface, Program	med I/O, Interrupts and I/O, Direct memory access (DMA).							
Textbooks:								
1. Digital Signal H	Processing: Principles, Algorithms & Applications – J.G. Proakis&	D.G.						
Manolakis, 4th	Ed., PHI,2006.							
2. Digital Signal P	rocessing – Avtar Singh and S. Srinivasan, Thomson Publications,	2004.						
<b>Reference Books</b>								
1. A Practical A	pproach to Digital Signal Processing - K Padmanabhan, R. Vijayar	ajeswaran,						
Ananthi. S, Ne	w Age International, 2009.	-						
2. Digital Signal	Processors, Architecture, Programming and Applications – B. Ven	kataramani and						
M. Bhaskar, T	MH. 2002.							

3. DSP Processor Fundamentals, Architectures & Features – Lapsley et al., S. Chand & Co. 2000.



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	ADVANCED DATA COMMUNICATIONS	L	Т	Р	С
21D06104c	<b>Program Elective – II</b>	3	0	0	3
	Semester		]	[	
Course Objectiv	es:				
To learn	about basics of Data Communication networks, different protoco	ls, s	tanda	ards	and
layering	concepts.				
• To study	about error detection and correction techniques.				
To know	about link layer, point to point. Medium Access and Control sub la	ver	proto	cols.	
• To know	about Switching circuits. Multiplexing and Spectrum Spreading te	chni	aues	for c	lata
transmis	sion.	• • • • • • • • • • • • • • • • • • • •	4	101 0	
Course Outcom	es (CO):				
Understa	nd the concepts of Networks and data link layer.				
Acquire	the knowledge of error detection forward and reverse error correct	ion	techr	nique	s
Compare	the performance of different MAC protocols like Aloha CS	MΔ	CSN	$M\Delta/0$	ο. ΓΔ
TDMA	FDMA & CDMA	v11 1,	CDI	V11 L/ <b>\</b>	<i>J</i> <b>11</b> ,
<ul> <li>Understa</li> </ul>	nd the significance of Switching circuits and characteristics of Wi	red l		2	
UNIT - I		Le	rture	J Hrs.	
Data Communica	Lations Networks and Network Types. Internet History, Standards ar	nd d	cture	1115.	
Administration	Protocol Lavering TCP/IP protocol suite OSI Model Digital Data	iu Tran	smis	sion	
DTE-DCE interf	ace	IIun	51115	51011,	
Data Link Lave	r				
Introduction Dat	a Link Laver Nodes and Links Services Categories of Links sub	lave	rs	Link	
Laver Addressing	Address Resolution Protocol	laye			
UNIT - II		Le	cture	Hrs:	
Error Detection	and Correction				
Types of Errors,	Redundancy, detection versus correction, Coding Block Coding: Er	ror I	Detec	tion.	
Vertical redunda	ncy cheeks, longitudinal redundancy cheeks, Error Correction, Erro	r coi	recti	on	
single bit, Hamm	ing code.				
Cyclic Codes	C				
Cyclic Redundan	cy Check, Polynomials, Cyclic Code Encoder Using Polynomials,	Cycl	ic Co	ode	
Analysis, Advant	age of Cyclic Codes, Checksum	•			
Data Link Contro	ol: DLC Services, Data Link Layer Protocols, HDLC, Point to Point	Pro	tocol		
UNIT - III		Lee	cture	Hrs:	
Media Access C	ontrol (MAC) Sub Layer				
Random Access,	ALOHA, Carrier Sense Multiple Access (CSMA), Carrier Sense M	lultij	ole A	cces	3
with Collision D	etection (CSMA/CD), Carrier Sense Multiple Access with Collision	Av	oidan	ice	
(CSMA/CA),Coi	ntrolled Access- Reservation, Polling- Token Passing, Channelization	on - 1	Frequ	iency	y
<b>Division Multiple</b>	e Access (FDMA), Time - Division Multiple Access (TDMA), Cod	e - I	Divisi	on	
Multiple Access	(CDMA).				
Wired LANS					
Ethernet Protoco	l, Standard Ethernet, Fast Ethernet, Gigabit Ethernet, 10 Giga bit Et	hern	et		
UNIT - IV		Lee	cture	Hrs:	
Switching					
Introduction to S	witching, Circuit Switched Networks, Packet Switching, Structure of	of sw	vitch		
Multiplexing					
Multiplexing, Fro	equency Division Multiplexing, Time Division Multiplexing.				

Lecture Hrs:



#### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR (Established by Govt. of A.P., ACT No.30 of 2008) ANANTHAPURAMU – 515 002 (A.P) INDIA

#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

#### **COURSE STRUCTURE & SYLLABI**

#### Spectrum Spreading

Spread Spectrum-Frequency Hopping Spread Spectrum and Direct Sequence Spread Spectrum Connecting devices

Passive Hubs, Repeaters, Active Hubs, Bridges, Two Layer Switches, Routers, Three Layer Switches, Gateway, Backbone Networks.

# UNIT - V

#### Networks Layer

Packetizing, Routing and Forwarding, Packet Switching, Network Layer Performance, IPv4 Address, Address Space, Classful Addressing, Classless Addressing, Dynamic Host Configuration Protocol (DHCP), Network Address Resolution(NATF), Forwarding of IP Packets, Forwarding based on Destination Address, Forwarding based on Label, Routing as Packet Switches.

#### **Unicast Routing**

Introduction, Routing Algorithms-Distance Vector Routing, Link State Routing, Path Vector Routing, Unicast Routing Protocols- Routing Information Protocol(RIP), Open Short Path First.

#### **Textbooks:**

1. Data Communications and Networking - B. A. Forouzan, 5th Ed., TMH, 2013. 2. Data and Computer Communications - William Stallings, 8th Ed., PHI, 2007.

#### **Reference Books:**

1. Data Communications and Computer Networks - Prakash C. Gupta, PHI, 2006.

2.Data Communications and Computer Networks- Brijendra Singh, 2nd Ed., 2008



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course	Code	DIGITAL SYSTEM DESIGN LAB	L	Т	P	С
21D00	6105		0	0	4	2
		Semester			I	
Course	Objectiv	res:				
• [	To famili	iarize the HDL simulator / synthesis tool				
• 7	To design	n and implement given combinational circuit on FPGA device				
• [	To design	n and implement given sequential circuit on FPGA device				
Course	Outcom	es (CO):				
• 1	Familiari	ze the HDL simulator / synthesis tool				
• 1	Design a	nd implement given combinational circuit on FPGA device				
• 1	Design a	nd implement given sequential circuit on FPGA device				
List of F	vnorim					
Student h	has to de	cins. sign his/her user defined library components by using and stand	lard I		imul	ator
/ Synthes	sis tool f	or target $EPGA$ device	aru i		siniui	ator
1 Comb	inational	Logic Circuits				
	Generic 1	Multiplexer				
h (	Generic I	Priority Encoder				
	Design o	f R AM Memory				
d (	Code Co	nverters				
e. (	Combina	tional Arithmetic circuits				
f I	Rinnle C	arry Adder				
σ (	Carry-Lo	ook ahead adder				
h. S	Signed a	nd Unsigned Adders.				
i. S	Signed a	nd Unsigned Subtractors.				
i. I	N-bit Co	mparator.				
k. I	N – bit A	withmetic Logic Unit.				
1. I	Parallel S	Signed and unsigned Multipliers.				
m. I	Dividers.					
2. Seque	ntial Ciro	cuits				
a. S	Shift Reg	gister with Load.				
b. S	Switch D	Debouncer.				
c. 7	Timer.					
d. I	Fibonacc	i Series Generator.				
e. I	Frequenc	ey Meters.				
Software	e Requi	rements:				
Xilinx V	'ivado, Ir	ntel Quartus Prime Pro, Lattice Diamond, equivalent EDA softw	vare			
Hardwa	re Requ	irements:				
Xilinx / A	Altera / I	Lattice / Equivalent FPGA development kits				



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	MICROCONTROLLERS AND PROGRAMMABLE	L	Т	Р	С
21D06106	DIGITAL SIGNAL PROCESSORS LAB	0	0	4	2
	Semester			I	
<b>Course Object</b>	ves:				
• To writ	e the ARM 'C' programming for applications				
• To unde	erstand the interfacing of various modules with ARM 7/ ARM Co	ortex	-M3		
To deve	elop assembly and C Programming for DSP processors				
Course Outcon	nes (CO):				
• Install,	configure and utilize tool sets for developing applications based of	on Al	RM p	roces	sor
core.					
• Design	and develop the ARM7 based embedded systems for various appli	icatio	ns.		
<ul> <li>Develop</li> </ul>	p application programs on ARM and DSP development boards be	oth in	asse	mbly	and
С.					
• Design	and Implement the digital filters on DSP6713 processor.				
Analyze	e the hardware and software interaction and integration.				
List of Experim	nents:		~~ ~ ~ ~		
Part A) Experii	nents to be carried out on Cortex-Mx development boards and us	sing (	JNU	tool-	
chain	with another dalary dalary an another using the SupTick times				
1. Blink an LEL	With software delay, delay generated using the SysTick timer.				
2. System clock	real time alteration using the PLL modules.				
4 Control an L	Sity of an LED using P will implemented in software and hardwa	lre. h tha	IED	onco	
4. Control an Li	h presses	ii uic		once	
5 UART Echo	Test				
6 Take analog	readings on rotation of rotary potentiometer connected to an ADC	<sup>-</sup> cha	nnel		
7. Temperature	indication on an RGB LED.	) ena	inici.		
8. Mimic light i	ntensity sensed by the light sensor by varying the blinking rate of	f an I	ED.		
9. Evaluate the	various sleep modes by putting core in sleep and deep sleep mode	es.			
10. System rese	t using watchdog timer in case something goes wrong.				
11. Sample sour	nd using a microphone and display sound levels on LEDs.				
Part B) Experim	nents to be carried out on DSP C6713 evaluation kits and using G	Code	Com	poser	
Studio (CCS)					
12. To develop	an assembly code and C code to compute Euclidian distance betw	veen	any t	WO	
points					
13. To develop	assembly code and study the impact of parallel, serial and mixed	exec	ution		
14. To develop	assembly and C code for implementation of convolution operation	n			
15. To design a	nd implement filters in C to enhance the features of given input s	equei	nce/si	gna	
Software Requ	irements.				
Keil for ARM	Code Composer Studio				
Hardware Reg	uirements:				
ARM Cortex M	x Development Boards, TI TMS C6713 evaluation kit				



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	RESEARCH METHODOLOGY AND IPR	L	Т	Р	С
21DRM101		2	0	0	2
	Semester	-	U	J	-
	Sentester			-	
Course Objecti	ves:				
Identify	an appropriate research problem in their interesting domain.				
Underst	and ethical issues understand the Preparation of a research project the	esis repo	ort.		
Underst	and the Preparation of a research project thesis report	•••••			
Underst	and the law of patent and copyrights.				
Underst	and the Adequate knowledge on IPR				
Course Outcom	es (CO): Student will be able to				
Analyze	research related information				
Follow 1	research ethics				
Underst	and that today's world is controlled by Computer, Information Te	chnolog	y, but	tom	orrow
world w	ill be ruled by ideas, concept, and creativity.	2			
Underst	anding that when IPR would take such important place in growth of	individ	uals &	natio	n, it is
needless	to emphasis the need of information about Intellectual Property Ri	ght to b	e prom	oted a	mong
students	in general & engineering in particular.	0			C
Underst	and that IPR protection provides an incentive to inventors for f	urther 1	esearc	h wor	k and
investme	ent in R & D, which leads to creation of new and better products,	and in	turn b	rings a	about,
econom	ic growth and social benefits.			-	
UNIT - I	Lecture Hrs:				
Meaning of res	earch problem, Sources of research problem, Criteria Character	istics of	fago	od res	search
problem, Errors	in selecting a research problem, scope, and objectives of research	proble	m. Āp	proacl	nes of
investigation of	f solutions for research problem, data collection, analysis,	interpre	etation,	Nece	essary
instrumentations					
UNIT - II	Lecture Hrs:				
Effective literatu	are studies approaches, analysis Plagiarism, Research ethics, Effect	ive tech	nical v	vriting	, how
to write report,	Paper Developing a Research Proposal, Format of research pro-	posal, a	a prese	entatio	n and
assessment by a	review committee.				
UNIT - III	Lecture Hrs:				
Nature of Intelle	ctual Property: Patents, Designs, Trade and Copyright. Process of Pa	atenting	and D	evelop	ment:
technological re	search, innovation, patenting, development. International Scenarios	Interna	ational	coope	ration
on Intellectual P	roperty. Procedure for grants of patents, Patenting under PCT.				
UNIT - IV	Lecture Hrs:				
Patent Rights: S	cope of Patent Rights. Licensing and transfer of technology. Patent	informa	tion an	d data	bases.
Geographical In	dications.				
UNIT - V					
New Developme	ents in IPR: Administration of Patent System. New developments	in IPR;	IPR o	f Biol	ogical
Systems, Compu	tter Software etc. Traditional knowledge Case Studies, IPR and IITs.				
Textbooks:					
1. Stuar	t Melville and Wayne Goddard, "Research methodology: an in	troducti	on for	scien	ce &
engineer	ing students'"				
2. Wayn	e Goddard and Stuart Melville, "Research Methodology: An Introdu	ction"			
<b>Reference Book</b>	is:				
1. Ran	jit Kumar, 2nd Edition, "Research Methodology: A Step by Step Gu	ide for			
begi	nners"				
2. Hall	0, pert, "Resisting Intellectual Property", Taylor & amp; Francis Ltd	07.			
3. May	vall, "Industrial Design", McGraw Hill, 1992.				
4. Niel	pel, "Product Design", McGraw Hill, 1974.				



#### **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

- 5.
- Asimov, "Introduction to Design", Prentice Hall, 1962. Robert P. Merges, Peter S. Menell, Mark A. Lemley, "Intellectual Property in New Technological Age", 2016. 6.



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

<b>Course Code</b>	EMBEDDED SYSTEMS DESIGN	L	Т	Р	С
21D06201		3	0	0	3
	Semester		I	[	
<b>Course Objectiv</b>	/es:				
To differ	entiate between a General purpose and an Embedded System.				
<ul> <li>To provi</li> </ul>	de knowledge on the building blocks of Embedded System.				
• To under	stand the requirement of Embedded firmware and its role in API.				
<b>Course Outcom</b>	es (CO): Student will be able to				
Expected	I to differentiate the design requirements between General Purpos	se an	d En	nbeda	ded
Systems.					
<ul> <li>Expected</li> </ul>	to acquire the knowledge of firmware design principles.				
<ul> <li>Expected</li> </ul>	to understand the role of Real Time Operating System in Embedde	ed De	esign		
• To acqui	ire the knowledge and experience of task level Communication i	n an	v Ĕn	nbeda	ded
System.		•	/		
UNIT - Í		Lec	ture	Hrs:	-
Introduction to E	mbedded Systems: Definition of Embedded System, Embedded Sys	stems	s Vs (	Gene	ral
Computing Syste	ms, History of Embedded Systems, Classification, Major Applicati	on A	reas,		
Purpose of Embe	dded Systems,				
Characteristics an	nd Quality Attributes of Embedded Systems.				
UNIT - II		Lec	ture	Hrs:	
Typical Embedde	ed System: Core of the Embedded System: General Purpose and Do	mair	Spe	cific	
Processors, ASIC	Cs, PLDs, Commercial Off-The-Shelf Components (COTS), Memor	ry: R	OM,	RAN	Л,
Memory according	ng to the type of Interface, Memory Shadowing, Memory selection	for E	mbee	dded	
Systems, Sensors	and Actuators, Communication Interface: Onboard and External C	omm	unic	ation	L
Interfaces. DDR	, Flash, NVRAM				
UNIT - III		Lec	ture	Hrs:	
Embedded Firmy	vare: Reset Circuit, Brown-out Protection Circuit, Oscillator Unit, I	Real	Fime	Cloc	∶k,
Watchdog Timer	, Embedded Firmware Design Approaches and Development Langu	ages	•		
UNIT - IV		Lec	ture .	Hrs:	
RTOS Based Em	bedded System Design: Operating System Basics, Types of Operat	ing S	ystei	ns,	
Tasks, Process an	id Threads, Multiprocessing and Multitasking, Task Scheduling.	Ŧ			
UNIT - V		Lec	ture .	Hrs:	
Task Communica	ation: Shared Memory, Message Passing, Remote Procedure Call ar	id So	ckets	s, Ta	sk
Synchronization:	Task Communication/Synchronization Issues, Task Synchronization	on Te	chni	ques,	,
Device Drivers, I	How to Choose an RTOS.				
1 extbooks:	ion to Embodded Systems Chiby K.V. Mc Crow Hill				
1. Introduct	tion to Embedded Systems - Smou K. V, MC Graw Hill.				
Reference Book	S:				
I. Embedde	ed Systems - Raj Kamal, TMH.				
2. Embedde	ed System Design - Frank Vahid, Tony Givargis, John Wiley.				
5. Embedde	ed Systems – Lyla, Pearson, 2013				
4. An Embe	eaded Software Primer - David E. Simon, Pearson Education.				



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	VLSI TECHNOLOGY AND DESIGN	L	Т	Р	С
21D06202		3	0	0	3
	Semester		Ι	I	
<b>Course Objectiv</b>	/es:				
To famil	iarize with large scale integration technology.				
• To expos	e fabrication methods, layout and design rules.				
• To learn	methods to improve Digital VLSI system's performance.				
To know	about VLSI Design constraints.				
<b>Course Outcom</b>	es (CO):				
Familiar	ize with large scale integration technology.				
• Expose f	abrication methods, layout and design rules.				
• Learn me	ethods to improve Digital VLSI system's performance.				
Know ab	out VLSI Design constraints.				
UNIT - I		Leo	ture	Hrs:	
Review of Micro	pelectronics and Introduction to MOS Technologies-				
MOS. CMOS. B	CMOS Technology. Basic Electrical Properties of MOS. CMOS &	BiC	MOS		
Circuits: Ids – V	ds relationships. Threshold Voltage $V_T$ , $g_m$ , $g_{ds}$ and $\omega_0$ . Pass Transis	tor.	MOS		
CMOS & Bi CM	OS Inverters, Zpu/Zpd, MOS Transistor circuit model, Latch-up in	ĊM	OS c	ircuit	s.
UNIT - II		Leo	ture	Hrs:	
Lavout Design a	nd Tools				
Transistor structu	ures, Wires and Vias, Scalable Design rules, Layout Design tools.				
Logic Gates & I	Layouts				
Static Compleme	ntary Gates, Switch Logic, Alternative Gate circuits, Low power ga	ates,	Resis	stive	
and Inductive int	erconnect delays.				
UNIT - III		Leo	ture	Hrs:	
<b>Combinational</b>	Logic Networks				
Layouts, Simulat	ion, Network delay, Interconnect design, Power optimization, Swite	ch lo	gic		
networks, Gate a	nd Network testing.				
UNIT - IV		Leo	cture	Hrs:	
Sequential Syste	ems				
Memory cells an	d Arrays, Clocking disciplines, Design, Power optimization, Design	ı vali	datic	on and	t
testing.					
UNIT - V		Leo	cture	Hrs:	
Floor Planning					
Floor planning m	ethods, Global Interconnect, Floor Plan Design, Off-chip connection	ons.			
Textbooks:					
1. Neil Weste,	David Harris, "CMOS VLSI Design: A Circuits and Systems	Pers	pecti	ve",	$4^{\text{th}}$
Edition, Pearson,	2010				
2. Essentials of V	LSI Circuits and Systems, K. EshraghianEshraghian. D, A. Puckne	ell, 2	005,1	PHI.	
3. Modern VLSI	Design – Wayne Wolf, 3rd Ed., 1997, Pearson Education.				
Reference Book	S:				
1. Introduction to	VLSI Systems: A Logic, Circuit and System Perspective – Ming-I	30 L	lin, C	RC	
Press, 2011.					
2. Principal	s of CMOS VLSI Design – N.H.E Weste, K. Eshraghian, 2nd Ed.,	Addi	son V	Wesle	ey.



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	SoC ARCHITECTURE	L	Т	Р	С
21D06203a	<b>Program Elective – III</b>	3	0	0	3
	Semester		IJ	[	
Course Object	ives:				
To und	erstand the basics related to SoC architecture and different approac	hes r	elated	to S	oC
Design					
To sele	ct an appropriate robust processor for SoC Design				
To sele	ct an appropriate memory for SoC Design.				
To real	ize real time case studies				
Course Outcon	nes (CO): Student will be able to				
Unders	tand the basics related to SoC architecture and different approach	es re	lated	to S	oC
Design					
• Select a	an appropriated robust processor for SoC Design				
Select a	an appropriate memory for SoC Design.				
Realize	real time case studies				
UNIT - I		Lec	ture H	Irs:	
Introduction to	the System Approach: System Architecture. Components of the sys	tem.	Hard	ware	
& Software, P	rocessor Architectures. Memory & Addressing. System level interc	onne	ction	. An	
approach for S	SOC Design, System Architecture and Complexity.				
UNIT - II		Lec	ture F	Irs:	
Processors: Intr	oduction, Processor Selection for SOC, Basic concepts in Processo	or Ar	chited	cture.	
Basic concept	s in Processor Microarchitecture, Basic elements in Instruction har	dling	g. Buf	fers:	
minimizing Pi	peline Delays, Branches, More Robust Processors, Vector Pro	cesso	ors ai	nd	
Vector Instru	ction extensions, VLIW Processors, Superscalar Processors				
UNIT - III		Lec	ture F	Irs:	
Memory Design	for SOC: Overview: SOC external memory, SOC Internal Memor	y, Siz	ze,		
Scratchpads a	nd Cache memory, Cache Organization, Cache data, Write Policies	, Str	ategie	s for	•
line replaceme	ent at miss time, Other Types of Cache, Split – I, and D – Caches, I	Multi	level		
Caches, SOC	Memory System, Models of Simple Processor – memory interaction	n.			
UNIT - IV		Lec	ture H	Irs:	
Interconnect, C	ustomization and Configurability: Interconnect Architectures, Bus: I	Basic			
Architectures,	SOC Standard Buses, Analytic Bus Models, Using the Bus model,	Effe	cts of	Bus	
transactions an	d contention time.				
SOC Custom	ization: An overview, Customizing Instruction Processor,	Ree	config	gurat	ole
Technologies,	Mapping design onto Reconfigurable devices, Instance-	Speci	ific	desig	ŗn,
Customizable	Soft Processor, Reconfiguration - overhead analysis and trade	-off	analy	/SIS	on
reconfigurable	Parallelism.			-	
UNIT - V		Lec	ture F	Irs:	
Application Stu	dies / Case Studies: SOC Design approach; AES-algorithms, Design	and	evalu	ation	1;
Image compre	ssion–JPEG compression.				
Textbooks:		***	1 T	1° T	
1. Computer S Ltd.	ystem Design System-on-Chip - Michael J. Flynn and Wayne Luk	, W16	ely In	dia f	vt.
2. ARM Syst	em on Chip Architecture – Steve Furber, 2ndEdition, 2000,	Add	ison	Wes	ley
Professional	-				
Reference Boo	ks:				



#### **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

#### **COURSE STRUCTURE & SYLLABI**

 Design of System on a Chip: Devices and Components – Ricardo Reis, 1st Ed., 2004, Springer
 Co-Verification of Hardware and Software for ARM System on Chip Design (EmbeddedTechnology) – Jason Andrews – Newnes, BK and CDROM.
 System on Chip Verification – Methodologies and Techniques –PrakashRashinkar, PeterPaterson and Leena Singh L, 2001, Kluwer Academic Publishers



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	EMBEDDED SOFTWARE ENGINEERING	L	Т	Р	С
21D06203b	<b>Program Elective – III</b>	3	0	0	3
	Semester		Ι	I	
Course Object	ives:				
To familiar	ize about embedded and real-time systems				
• To learn ab	out embedded software build process				
• To learn en	bedded programming and operating system concept				
Course Outcon	nes (CO):				
Familiarize	about embedded and real-time systems				
• Learn abou	t embedded software build process				
• Learn embe	edded programming and operating system concepts				
UNIT - I		Leo	cture	Hrs:	
Software Engi	neering of Embedded and Real-Time Systems				
Software engin	hering. Embedded systems. Embedded systems are reactive sy	stem	s. R	eal-ti	me
systems, Soft	and Hard Real-Time systems. Efficient execution and the execut	ion	envir	onme	ent.
Resource mana	gement, Challenges in real-time system design.				- 7
UNIT - II		Leo	cture	Hrs:	
The embedde	<b>d</b> system software build process. Distributed and multi-process	sor a	archit	ectu	es.
Software for e	mbedded systems, Super loop architecture, Power-save super lo	oop.	Wind	low	lift
embedded desig	gn, Hardware abstraction layers (HAL) for embedded systems, HW	/SW	prot	otypi	ng,
Industry design	chain, Different types of virtual prototypes, Architecture virtual pro	totyr	bes, S	oftw	are
virtual prototyp	es.	21			
UNIT - III		Leo	cture	Hrs:	
<b>Events</b> , Trigge	rs and Hardware Interface to Embedded Software				
Events and trig	gers, Event system, Event handle, Event methods, Event data struc	ture,	Ree	ntran	cy,
Disable and	enable interrupts, Semaphores, Implementation with Enter/Ex	itCri	tical,	Ev	ent
processing, Inte	gration, Triggers, Blinking LED, Design idea, Tick timer, Trigger	inter	face,	Trig	ger
descriptor, Dat	a allocation, SetTrigger, IncTicks, Making it reentrant, Initializ	zatio	n, R	eal-ti	me
aspects, Introdu	action to Hardware Interface, Collaboration, System integration, La	auncl	hing	tasks	in
hardware, Deb	ug hooks, Compile-time switches, Build-time switches, Run-tim	e sw	vitche	s, So	elf-
adapting switch	es, Difficult hardware interactions, Testing and troubleshooting.				
UNIT - IV		Leo	cture	Hrs:	
Embedded Sof	tware Programming and Operating Systems				
Introduction, F	Principles of high-quality programming, Readability, Maintainab	ility,	Tes	tabil	ity,
Starting the em	bedded software project, Libraries from third parties, Team program	nmin	g gui	delin	ies,
Syntax standar	d, Conditional compilation, Foreground/background systems, R	eal-t	ime	kern	els,
RTOS (real-tin	ne operating system), Critical sections, Task management, Preem	ptive	e sch	eduli	ng,
Context switch	ning, Interrupt management, Non-kernel-aware interrupt service	e ro	utine	(IS	R),
Processors with	h multiple interrupt priorities, The clock tick (or system tick),	Wai	t list	s, Ti	me
management, R	desource management, Synchronization, Message passing, Flow con	ntrol	, Clie	ents a	ınd
servers, Memor	y management	•			
UNIT - V		Leo	cture	Hrs:	
Software Reus	e and Performance Engineering in Embedded Systems	_			_
Kinds of softwa	re reuse, Implementing reuse by layers, Arbitrary extensibility, Ebed	ded S	Softw	vare f	or
Performance, T	he code optimization process, Using the development tools, Compile	er opt	timiz	ation	
Textbooks:					



# **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

- 1. Software Engineering for Embedded Systems: Methods, Practical Techniques, and Applications, by Oshana, Robert; Kraeling, Mark, "Newnes" Publishers, 2013.
- 2. Raj Kamal, "Embedded Systems- Architecture, Programming and Design", 3<sup>rd</sup> Edition, McGraw Hill Education, 2017



#### **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

Course Code	EMBEDDED REAL TIME OPERATING SYSTEMS	L	Т	Р	C
21D06203c	<b>Program Elective – III</b>	3	0	0	3
	Semester		Ι	Ι	
Course Object	ives:				
To provide	broad understanding of the requirements of Real Time Operating Sys	stem	s.		
• To make th	e student understand, applications of these Real Time features using of	case	studi	es.	
• To use the	real time operating system concepts.				
Course Outcon	nes (CO): Student will be able to				
Acquire kn	owledge on Real Time features of UNIX and LINUX.				
• Understand	the basic building blocks of Real Time Operating Systems in term	ns o	f sch	eduli	ng,
context swi	tching and ISR.				C
• Understand	on Real Time applications using Real Time Linux, ucos2, VX w	vork	s, En	nbed	ded
Linux.					
UNIT - I		Lee	cture	Hrs:	
Introduction					
Introduction to	UNIX/LINUX, Overview of Commands, File I/O,( open, create, clos	e, ls	eek, 1	read,	
write), Process	Control ( fork, vfork, exit, wait, waitpid, exec).				
UNIT - II		Lee	cture	Hrs:	
Real Time Op	erating Systems				
Brief History of	f OS, Defining RTOS, The Scheduler, Objects, Services, Characterist	ics o	of RT	'OS,	
Defining a Tasl	x, asks States and Scheduling, Task Operations, Structure, Synchroniz	zatio	n,		
Communication	and Concurrency.	~			
Defining Sema	phores, Operations and Use, Defining Message Queue, States, Conter	nt, S	torag	e,	
Operations and	Use.	Ŧ		**	
UNIT - III		Lee	cture	Hrs:	
Objects, Servie	ces and $I/O$	<b>.</b> .	T/O		
Pipes, Event Re	gisters, Signals, Other Building Blocks, Component Configuration, I	3asi			
Concepts, I/O S	ubsystem.	τ.	- 4	TT	
UNII - IV		Lee	cture	Hrs:	
Exceptions, In	terrupts and Timers	T		Time	
Clocks Program	nmable Timers, Timer Interrupt Service Poutines (ISP). Soft Timers	$\frac{1}{0}$	orotic		
LINIT V	innable Timers, Timer interrupt Service Routines (ISR), Soft Timers	, Op	oturo	<u>лі</u> я. Цтач	
UNII - V Casa Studios a	F DTOS	Lee	cluie	1115.	
RT Linux Mice	COS II Vy Works Embedded Linux and Tiny OS				
Textbooks.	0C/05-II, VX WORS, Enlocaded Enlax, and Tiny 05.				
1 Real Ti	me Concepts for Embedded Systems – Oing Li Elsevier 2011				
Reference Roo	$\mathbf{ke}$				
1 Embedded S	weterns. Architecture Programming and Design by Raikamal TMH (	2007			
2 Advanced I	VIX Programming Richard Stevens	2007	•		
3. Embedded L	inux: Hardware, Software and Interfacing – Dr. Craig Hollabaugh				
	man mare sure, sort sure une meridening Dr. Cluig Hollabaugil.				



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	HARDWARE AND SOFTWARE CO-DESIGN	L	Т	Р	С
21D06204a	<b>Program Elective – IV</b>	3	0	0	3
	Semester		Ι	I	
Course Objectiv	res:				
• To acquire th	e knowledge on various models of Co-design.				
• To explore th	e interrelationship between Hardware and software in a embedded	syste	em		
• To acquire th	e knowledge of firmware development process and tools during Co	o-des	ign.		
• To understan	d validation methods and adaptability.		U		
Course Outcom	es (CO): Student will be able to				
• Acquire the l	knowledge on various models of Co-design.				
• Explore the i	nterrelationship between Hardware and software in a embedded sys	stem			
• Acquire the l	knowledge of firmware development process and tools during Co-d	esigi	1.		
• Understand y	validation methods and adaptability.	0			
UNIT - I		Leo	ture	Hrs:	
Co- Design Issue	28				
Co- Design Mod	els, Architectures, Languages, A Generic Co-design Methodology.	Co-	Syntl	nesis	
Algorithms			2		
Hardware softwa	re synthesis algorithms: hardware – software partitioning distribute	d sys	stem	co-	
synthesis.					
UNIT - II		Lec	cture	Hrs:	
Prototyping and	Emulation				
Prototyping and	d emulation techniques, prototyping and emulation envir	onm	ents,	fut	ure
developments in	n emulation and prototyping architecture specialization tec	hniq	ues,	syst	em
communication i	nfrastructure.				
Target Architec	tures				
Architecture Spe	cialization techniques, System Communication infrastructure, Ta	rget	Arch	itect	ure
and Application	System classes, Architecture for control dominated systems (8051-	-Arcl	hitect	ures	for
High performance	e control), Architecture for Data dominated systems (ADSP2106	0, T	MS3	20C6	<b>)</b> (),
Mixed Systems.		Ŧ			
		Lec	cture	Hrs:	
Compilation Te	chniques and Tools for Embedded Processor Architectures		1	1	
Modern embedde	ed architectures, embedded software development needs, compilat	10n 1	techn	ologi	les,
LINUT IN		La		I Lean	
UNII - IV Design Specifies	tion and Varification	Let	lure	nis:	
Design specifica	n the co-design computational model, concurrency coordinating co	nour	ront		
computations int	arfacing components, design verification implementation verificat	ion	vorifi	catio	'n
tools interface w	erfacing components, design vernication, implementation vernicat	1011,	veiiii	catio	11
UNIT - V		Leo	ture	Hrs	
Languages for S	vstem – Level Specification and Design-I	Lu	luic	1115.	
System – level sr	ecification design representation for system level synthesis system	n lev	el		
specification land	mages	11 10 0	UI		
Languages for S	vstem – Level Specification and Design-II				
Heterogeneous si	becifications and multi language co-simulation, the cosyma system	and	lvcos		
system.			, 200		
Textbooks:					



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

# **COURSE STRUCTURE & SYLLABI**

- 1. Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf Springer, 2009.
- 2. Hardware / Software Co- Design Giovanni De Micheli, MariagiovannaSami,Kluwer Academic Publishers, 2002.

#### **Reference Books:**

1. A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont, Springer, 2010.



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	ADHOC AND WIRELESS SENSOR NETWORKS	L	Т	Р	С
21D06204b	<b>Program Elective – IV</b>	3	0	0	3
	Semester		II	ſ	
Course Objectiv	/es:				
To under	stand the various wireless networks				
• To analy	ze MAC, routing and transport layer protocols				
• To learn	about the concepts of wireless sensor networks				
<b>Course Outcom</b>	es (CO):				
Students will be	able to				
Understa	nd the various wireless networks				
Analyze	MAC, routing and transport layer protocols				
Learn ab	out the concepts of wireless sensor networks				
UNIT - I		Lect	ure H	Irs:	
Wireless LANs a	and PANs: Introduction, Fundamentals of WLANS, IEEE 802.11	Stand	lards,		
HIPERLAN Star	ndard, Bluetooth, Home RF.				
AD HOC WIRE	<b>CLESS NETWORKS</b> : Introduction, Issues in Ad Hoc Wireless N	etwor	ks		
UNIT - II		Lect	ure H	Irs:	
MAC Protocols	: Introduction, Issues in Designing a MAC protocol for Ad Hoc W	ireles	s Net	work	s,
Design goals of a	a MAC Protocol for Ad Hoc Wireless Networks, Classifications of	MAC	2 Pro	tocol	s,
Contention - Bas	ed Protocols, Contention - Based Protocols with reservation Mech	anism	is,		
Directional Anta	nnas Other MAC Protocols	mat	use		
		Lect	ure I	Irci	
Routing Protoc	l ols: Introduction Issues in Designing a Routing Protocol for	Ad F	Hoc X	ns. Virel	655
Networks Class	ification of Routing Protocols Table – Driven Routing Protocol	ls O	n = 1	Dem	and
Routing Protoco	ols. Hybrid Routing Protocols, Routing Protocols with E	fficie	nt F	lood	ing
Mechanisms, Hie	erarchical Routing Protocols, Power – Aware Routing Protocols.				0
UNIT - IV		Lect	ure H	Irs:	
Transport Laye	r Protocols: Introduction, Issues in Designing a Transport Laye	er Pro	tocol	for	Ad
Hoc Wireless Ne	tworks, Design Goals of a Transport Layer Protocol for Ad Hoc V	Virele	ss Ne	twor	ks,
Classification of	f Transport Layer Solutions, TCP Over Ad Hoc Wireless	Netv	vorks	, Ot	her
TransportLayer I	Protocol for Ad Hoc Wireless Networks.				
UNIT - V		Lect	ure F	Irs:	
Wireless Sensor	• Networks: Introduction, Sensor Network Architecture, Data D	issem	inatic	n, D	ata
Gathering, MAC	Protocols for Sensor Networks, Location Discovery, Quality of	a Sen	sor N	etwo	vrk,
Evolving Standar	rds, Other Issues.				
Textbooks:		1 T			
1. Ad Hoc Wire 2004, PHI.	less Networks: Architectures and Protocols - C. Siva Ram Murthy	and F	3. S. I	Vlanc	)J,
2. Wireless Ad- I	noc and Sensor Networks: Protocols, Performance and Control –				
JagannathanS	arangapani, CRC Press.				
Reference Book	S:				
1. Ad- Hoc	Mobile Wireless Networks: Protocols & Systems, C. K. Toh, 1st	Ed. Pe	earson	1	
Educatio	n.				
2. Wireless	Sensor Networks - C. S. Raghavendra, Krishna M. Sivalingam, 20	004, S	Spring	ger	



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	ALGORITHMS FOR VLSI DESIGN	L	Т	Р	С
21D06204c	<b>Program Elective – IV</b>	3	0	0	3
	Semester		Ι	I	<u> </u>
Course Objectiv	res:				
To understan	d the VLSI design methodologies				
• To understan	d the optimization methods				
• To learn vari	ous methodologies in floor planning				
• To explore th	tools used in Physical Design Automation				
Course Outcom	es (CO):				
• Understand t	he VLSI design methodologies				
• Understand t	he optimization methods				
Learn variou	s methodologies in floor planning				
• Explore the t	ools used in Physical Design Automation				
UNIT - I		Leo	cture	Hrs:	
PRELIMINARI	ES	l			
Introduction to D	esign Methodologies, Design Automation tools, Algorithmic Graph	h Th	eory,		
Computational co	omplexity, Tractable and Intractable problems.				
UNIT - II		Leo	cture	Hrs:	
GENERAL PUI	RPOSE METHODS FOR COMBINATIONAL OPTIMIZATIO	)N			
Backtracking, Br	anch and Bound, Dynamic Programming, Integer Linear Programm	ning,	Loca	ıl	
Search, Simulate	d Annealing, Tabu search, Genetic Algorithms.	Ũ			
UNIT - III		Leo	cture	Hrs:	
LAYOUT COM	PACTION, PLACEMENT, FLOOR PLANNING AND ROUT	ING			
Problems, Conce	pts and Algorithms.				
MODELLING A	AND SIMULATION				
Gate Level Mode	elling and Simulation, Switch level Modelling and Simulation.				
UNIT - IV		Leo	cture	Hrs:	
LOGIC SYNTH	IESIS AND VERIFICATION				
Basic issues and	Terminology, Binary-Decision diagrams, Two-Level logic Synthes	is			
HIGH-LEVEL	SYNTHESIS: Hardware Models, Internal representation of the inp	ut A	lgori	thm,	
Allocation, Assig	nment and Scheduling, Some Scheduling Algorithms, Some aspect	s of	Assig	gnme	nt
problem, High-le	vel Transformations.				
UNIT - V		Leo	cture	Hrs:	
PHYSICAL DE	SIGN AUTOMATION OF FPGAs				
FPGA technolog	ies, Physical Design cycle for FPGAs, partitioning and Routing for	segr	nente	ed and	d
staggered Models	5.				
PHYSICAL DE	SIGN AUTOMATION OF MCMs				
MCM technologi	es, MCM physical design cycle, Partitioning, Placement - Chip Ar	ray l	based	and	
Full Custom App	roaches, Routing – Maze routing, Multiple stage routing, Topologi	c roi	ıting,		
Integrated Pin –	Distribution and routing, Routing and Programmable MCMs.				



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

# COURSE STRUCTURE & SYLLABI

#### **Textbooks:**

1. Algorithms for VLSI Design Automation, S.H.Gerez, WILEY Student Edition, John wiley& Sons (Asia) Pvt. Ltd.1999.

2.Algorithms for VLSI Physical Design Automation – Naveed Sherwani, 3rd Ed., Springer International Edition, 2005.

#### **Reference Books:**

1. Computer Aided Logical Design with Emphasis on VLSI – Hill & Peterson, Wiley, 1993.

2.Modern VLSI Design :Systems on silicon – Wayne Wolf, 2nd Ed., Pearson Education Asia, 1998.



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	EMBEDDED SYSTEM DESIGN LAB	L	Т	P	С			
21D06205		0	0	4	2			
	Semester			II				
Course Objective	s:							
• To familiarize with embedded systems programming concepts								
• To implem	nent different embedded communication and interfacing proto	cols						
Course Outcomes	(CO)·							
Familiariz	e with embedded systems programming concepts							
Implement	t different embedded communication and interfacing protocols	5						
List of Experimen	its:							
1. Functional Testi	ng of Devices							
Flashing the OS or	n to the device into a stable functional state by porting desktop	envi	ronm	ent w	/ith			
necessary package	S. Iou on to other Sustance							
2. Exporting Disp. Making use of ava	iay on to other Systems	- <b>SSH</b>	[ clie	nt & `	X11			
display server.	nable raptop/desktop displays as a display for the device dsing	, 551		in œ i	<b>XII</b>			
3. GPIO Program	ning							
Programming of av	vailable GPIO pins of the corresponding device using native p	rogra	mmi	ng				
language. Interfaci	ng of I/O devices like LED/Switch etc., and testing the function	onalit	y.	C				
4. Interfacing Chr	onos eZ430							
Chronos device is	a programmable Texas Instruments watch which can be used t	for m	ultip	le				
purposes like PPT	control, Mouse operations etc., Exploit the features of the dev	ice by	y inte	ertacu	ng			
with devices.	al Pasad On Light Intensity							
J. ON/OFF Collut Using the light sen	sors monitor the surrounding light intensity & automatically i	turn (	N/C	)FF tł	ne			
high intensity LED	b's by taking some pre-defined threshold light intensity value	uiii (	<i>J</i> 1 (/ C	/11 u				
6. Battery Voltage	Range Indicator							
Monitor the voltag	e level of the battery and indicating the same using multiple L	ED's	(for	ex: fo	or			
3V battery and 3 L	EDs, turn on 3 LED s for 2-3V, 2 LEDs for 1-2V, 1 LED for	0.1-1	V &	turn o	off			
all for 0V)								
7. Dice Game Sim	nulation							
Instead of using th	e conventional dice, generate a random value similar to dice v	alue a	and d	ispla	y the			
same using a 16X2	2 LCD. A possible extension could be to provide the user with	optic	on or	select	ting			
8 Displaying RSS	Ce game. S News Feed On Display Interface							
Displaying the RS	S news feed headlines on a LCD display connected to device.	This	can h	e ada	pted			
to other websites li	ike twitter or other information websites. Python can be used t	o acq	uire	data f	rom			
the internet.	, s	1						
9. Porting Open w	r.t the Device							
Attempt to use the	device while connecting to a WiFi network using a USB dong	gle an	d at t	the sa	me			
time providing a w	vireless access point to the dongle.							
10. Hosting a web	site on Board		a a 11-1	1'				
Duilding and nosti	ing a simple wedsite(static/uynamic) on the device and make it install server (eq: Anache) and thereby host the website	acce	SSIDI	e onli	ne.			
	moun ou ver (eg. Apache) and mereby nost the website.							



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

#### COURSE STRUCTURE & SYLLABI

11. Webcam Server
Interfacing the regular USB webcam with the device and turn it into fully functional IP webcam & test the functionality.
12. FM Transmission
Transforming the device into a regular FM transmitter capable of transmitting audio at desired frequency (generally 88-108 Mhz)

**Software Requirements:** Keil / Python **Hardware Requirements:** Arduino/Raspbery Pi/Beaglebone



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Co	ourse Code	VLSI SIMULATION LAB	L T P			
2	1D06206		0	0	4	2
		Semester		]	Ι	
Co	ourse Object	ives:				
	• To und	erstand the design flow in VLSI				
	To desi	gn and simulate a circuit for given specifications				
Co	ourse Outcon	nes (CO):				
	• Unders	tand the design flow in VLSI				
	• Design	and simulate a circuit for given specifications				
Lis	st of Experi	nents:				
1.	Dynamic C	haracteristics of CMOS Inverter				
2.	Design and	Simulation of Combinational Circuits				
	a) Generi	e Multiplexer.				
	b) Generie	e Priority Encoder.				
	c) Code C	onverters.				
	d) Ripple	Carry Adder.				
	e) Carry-I	Look ahead adder.				
	f) N-bit C	omparator.				
3.	Design and	Simulation of Sequential Circuits				
	a) Shift R	egister with Load.				
	b) Switch	Debouncer.				
	c) Timer.					
	d) Fibona	cci Series Generator.				
	e) Freque	ncy Meters.				
4.	Design and	Simulation of Source Follower Circuits				
5.	Design and	Simulation of Cascode Amplifier				
6.	Design and	Simulation of Current Mirror Amplifier				
7.	Design and	Simulation of Differential Amplifier				
So	itware Kequ	urements:				
M1	cro Wind / C	adence / Electric / Mentor Graphics				



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	EMBEDDED SYSTEMS PROTOCOLS	L	Т	Р	С
21D06301a	<b>Program Elective – V</b>	3	0	0	3
	Semester		II	I	
Course Objecti	ves:				
• To acquire l	knowledge on communication protocols of connecting Embedded S	ysten	ns.		
• To understa	nd the design parameters of USB and CAN bus protocols.				
To understa	nd the design issues of Ethernet in Embedded networks.				
• To acquire t	he knowledge of wireless protocols in Embedded domain.				
<b>Course Outcon</b>	nes (CO): Student will be able to				
Acquire kno	wledge on communication protocols of connecting Embedded Syst	tems.			
• Understand	the design parameters of USB and CAN bus protocols.				
• Understand	the design issues of Ethernet in Embedded networks.				
• Acquire the	knowledge of wireless protocols in Embedded domain.				
UNIT - I		Lec	ture H	Irs:	
Embedded Cor	nmunication Protocols				
Embedded Netw	orking: Introduction - Serial/Parallel Communication - Serial com	ımuni	catio	n	
protocols -RS23	2 standard - RS485 - Synchronous Serial Protocols -Serial Periphe	eral Ir	terfa	ce	
(SPI) – Inter Int	egrated Circuits (I2C) - PC Parallel port programming - ISA/PCI B	Bus pr	otoco	ls –	
Firewire.					
UNIT - II		Lec	ture H	Irs:	
USB and CAN	Bus				
USB bus – Intro	duction – Speed Identification on the bus – USB States – USB bus	com	nunic	atior	1
Packets –Data f	ow types –Enumeration –Descriptors –PIC 18 Microcontroller US	B Inte	erface	- C	
Programs – CAN	Bus – Introduction - Frames –Bit stuffing – Types of errors –Nom	inal E	51t T 11	nıng	-
PIC microcontro	bler CAN Interface – A simple application with CAN.	т	T	T	
UNIT - III		Lec	ture F	Irs:	
Ethernet Basics	S notricale Incide Ethernot Dividing a Naturaly Handwood	<b>.</b>	• ~	Cab	1
Elements of a	network – Inside Ethernet – Building a Network: Hardware	optio	ns —		les,
Using the intern	t network speed – Design choices. Selecting components –Ente		Contr	oner	s –
			uro L	Irai	
UNII - IV Embaddad Eth	amot	Lec	lule r	118.	
Endedued Eth	ernet	ta S	orvin	a wa	h
nages that respo	nd to user Input – Email for Embedded Systems – Using ETP – Ke	ening	Devi	g we	and
Network secure	nd to user input Emain for Emocided Systems Osing 111 Re	cping	DUVI		ina
UNIT - V		Lec	ture F	Irs	
Wireless Embe	dded Networking	200			
Wireless sensor	networks – Introduction – Applications – Network Topology – Loc	caliza	tion -	-Tim	e
Synchronization	- Energy efficient MAC protocols –SMAC – Energy efficient and	robus	st rou	ting -	_
Data Centric rou	iting.			0	
Textbooks:					
1. Embedded Sy	stems Design: A Unified Hardware/Software Introduction - Frank	Vahio	l, Tor	ıy	
Givargis, John &	z Wiley Publications, 2002.			-	
2. Parallel Port Complete: Programming, interfacing and using the PCs parallel printer port - Jan					
Axelson, Penrar	n Publications, 1996.				
<b>Reference Bool</b>	<b>is:</b>				



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

# COURSE STRUCTURE & SYLLABI

1. Advanced PIC microcontroller projects in C: from USB to RTOS with the PIC18F series - Dogan Ibrahim, Elsevier 2008.

2. Embedded Ethernet and Internet Complete - Jan Axelson, Penram publications, 2003.

3. Networking Wireless Sensors - BhaskarKrishnamachari , Cambridge press 2005.



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	SOFT COMPUTING TECHNIQUES	L	Т	Р	С
21D06301b	Program Elective – V	3	0	0	3
	Semester	C	Ť	TI	U
	Semester				
Course Objectives:					
To understand th	ne concepts of different types neural networks				
<ul> <li>To understand the</li> </ul>	be concepts of fuzzy logic systems				
<ul> <li>To learn concent</li> </ul>	te of genetic algorithm				
Course Outcomes (	<b>CO</b> : Student will be able to				
Course Outcomes (					
• Understand the C	concepts of different types neural networks				
• Understand the d	concepts of fuzzy logic systems				
Learn concepts of	of genetic algorithm	-			
UNIT - I		Lee	cture	Hrs:	
Fundamentals of N	eural Networks & Feed Forward Networks: Basic Concept of	f Ne	ural		
Networks, Human B	rain, Models of an Artificial Neuron, Learning Methods, Neura	ıl Ne	twor	KS	
Architectures.		_			
Feed Forward Neu	ral Network: Single Layer Feed Forward Neural Network, The	Perc	eptro	on	
Model,					
Multilayer Feed For	ward Neural Network, Architecture of a Back Propagation Netw	/ork(	BPN	), Th	e
Solution, Backpropa	gation Learning, Selection of various Parameters in BPN. Appl	icatio	on of	Back	C C
propagation Networl	ks in Pattern Recognition & Image Processing.				
UNIT - II		Lee	cture	Hrs:	
Associative Memor	ries & ART Neural Networks: Basic concepts of Linear	Asso	ciato	r, Ba	asic
concepts of Dyna	amical systems, Mathematical Foundation of Discrete-T	ime	Но	p fi	eld
Networks(HPF), Ma	thematical Foundation of Gradient-Type Hopfield Networks, T	rans	ient 1	espo	nse
of Continuous Tin	ne Networks, Applications of HPF in Solution of Optim	izati	on F	roble	em:
Minimization of the	Traveling salesman tour length, Summing networks with digita	l out	puts,	Solv	ing
Simultaneous Linea	r Equations, Bidirectional Associative Memory Networks; (	Clust	er S	tructu	ıre,
Vector Quantization	, Classical ART Networks, Simplified ART Architecture				
UNIT - III		Lee	cture	Hrs:	
Fuzzy Logic & Syst	tems: Fuzzy sets, Crisp Relations, Fuzzy Relations, Crisp Logic	, Pre	dicat	e	
Logic, Fuzzy Logic,	Fuzzy Rule based system, Defuzzification Methods, Application	ns: (	Greg	Viot'	s
Fuzzy Cruise Contro	oller, Air Conditioner Controller.	-			
UNIT - IV		Lee	cture	Hrs:	
Genetic Algorithms	Basic Concepts of Genetic Algorithms (GA), Biological back	grou	nd, (	Creat	ion
of Offsprings, Work	ing Principle, Encoding, Fitness Function, Reproduction, Inheri	tance	e Ope	erator	s,
Cross Over, Inversio	on and Deletion, Mutation Operator, Bit-wise Operators used in	GA,			
Generational Cycle,	Convergence of Genetic Algorithm.				
UNIT - V		Lee	cture	Hrs:	
Hybrid Systems: Ty	ypes of Hybrid Systems, Neural Networks, Fuzzy Logic, and Ge	eneti	c Alg	orith	ms
Hybrid, Genetic Alg	orithm based BPN: GA Based weight Determination, Fuzzy Ba	ck P	ropag	gation	ı
Networks: LR-type f	fuzzy numbers, Fuzzy Neuron, Fuzzy BP Architecture, Learning	g in I	Fuzzy	BPN	N,
Inference by fuzzy E	BPN.				
Textbooks:					
I CALDOURS.					
1.Introduction to Art	tificial Neural Systems - J.M.Zurada, Jaico Publishers				
1.Introduction to Art 2.Neural Networks,	tificial Neural Systems - J.M.Zurada, Jaico Publishers Fuzzy Logic & Genetic Algorithms: Synthesis & Applications -	S.Ra	ijasel	karan	,



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

#### **COURSE STRUCTURE & SYLLABI**

3.Genetic Algorithms by David E. Gold Berg, Pearson Education India, 2006. 4.Neural Networks & Fuzzy Sytems- Kosko.B., PHI, Delhi,1994.

# **Reference** Books:

1. Artificial Neural Networks - Dr. B. Yagananarayana, 1999, PHI, New Delhi.

2.An introduction to Genetic Algorithms - Mitchell Melanie, MIT Press, 1998

3.Fuzzy Sets, Uncertainty and Information- Klir G.J. & Folger. T. A., PHI, Delhi, 1993.



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	COMMUNICATION BUSES AND INTERFACES	L	Т	Р	С
21D06301c	<b>Program Elective – V</b>	3	0	0	3
	Semester		II	[	
Course Objectiv	es:				
To under	stand the concepts of different types of serial buses.				
To learn	about CAN, PCIe and USB architecture				
To learn	about data streaming using serial communication protocols				
Course Outcom	es (CO): Student will be able to				
Understa	nd the concepts of different types of serial buses.				
Learn ab	out CAN, PCIe and USB architecture				
• Learn ab	out data streaming using serial communication protocols				
UNIT - I		Lect	ure H	Irs:	
Serial Busses- C	ables, Serial busses, serial versus parallel, Data and Control Signal	l- data	a fran	ne, da	ata
rate, features, Lin	nitations and applications of RS232, RS485, I2C, SPI				
UNIT - II		Lect	ure H	Irs:	
CAN ARCHITH	CTURE- ISO 11898-2, ISO 11898-3, Data Transmission- ID allo	ocatio	n. Bit		
timing, Layers- A	application layers, Object layer, Transfer layer, Physical layer, Fra	ame fo	ormat	s- D	ata
frame, Remote fr	ame, Error frame, Over load frame, Ack slot, Inter frame spacing,	Bit st	bacing	Ξ,	
Applications.					
UNIT - III		Lect	ure H	Irs:	
PCIe	·				
Revision, Config	uration space- configuration mechanism, Standardized registers, B	us en	umer	ation	l <b>,</b>
Hardware and Sc	ftware implementation, Hardware protocols, Applications.				
UNIT - IV		Lect	ure H	Irs:	
USB					
Transfer Types-	Control transfers, Bulk transfer, Interrupt transfer, Isochronous transfer	nsfer.			
Enumeration- De	vice detection, Default state, Addressed state, Configured state, en	umer	ation		
sequencing. Desc	riptor types and contents- Device descriptor, configuration description	otor, I	nterfa	ice	
descriptor, Endpo	bint descriptor, String descriptor. Device driver.	-			
UNIT - V		Lect	ure F	lrs:	
Data streaming	Serial Communication Protocal- Serial Front Panel Data Port(SI	FPDP	)		
configurations, F	low control, serial FPDP transmission frames, fiber frames and co	pper o	cable.		
Textbooks:					
1. A Comprehens	sive Guide to controller Area Network – Wilfried Voss, Copperhil	l Med	ia		
Corporation, 2nd	Ed., 2005.				
2.Serial Port Con	nplete-COM Ports, USB Virtual Com Ports and Ports for Embedde	d Sys	tems-	Jan	
Axelson, Lakevie	ew Research, 2nd Ed.,				
Reference Book	5:				
1. USB Complete	e – Jan Axelson, Penram Publications.				
2.PCI Express Te	echnology – Mike Jackson, Ravi Budruk, Mindshare Press.				



M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

**COURSE STRUCTURE & SYLLABI** 

# AUDIT COURSE-I



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	Course Code ENGLISH FOR RESEARCH PAPER WRITING		Т	Р	С	
21DAC101a		2	0	0	0	
	Semester			Ι		
Course Objectiv	res: This course will enable students:					
Understa	nd the essentials of writing skills and their level of readability					
• Learn ab	out what to write in each section					
• Ensure q	ualitative presentation with linguistic accuracy					
Course Outcom	es (CO): Student will be able to					
Understa	nd the significance of writing skills and the level of readability					
• Analyze	and write title, abstract, different sections in research paper					
Develop	the skills needed while writing a research paper					
UNIT - I		ectur	e Hrs	:10		
10verview of a up Long Sentenc -Avoiding Ambig	Research Paper- Planning and Preparation- Word Order- Useful P es-Structuring Paragraphs and Sentences-Being Concise and Remo guity	hrasoving	es - I Red	3reak unda	ing ncy	
UNIT - II		ectur	e Hrs	:10		
Essential Compo Highlight Finding	nents of a Research Paper- Abstracts- Building Hypothesis-Regs- Hedging and Criticizing, Paraphrasing and Plagiarism, Cauteriz	searo ation	ch Pi 1	oble	m -	
UNIT - III	Le	ectur	e Hrs	:10		
Introducing Revi Conclusions-Rec	ew of the Literature – Methodology - Analysis of the Data-Findi ommendations.	ngs	- Dis	cussi	on-	
UNIT - IV		Lee	cture	Hrs:	9	
Key skills needed	for writing a Title, Abstract, and Introduction					
UNIT - V		Lee	cture	Hrs:	9	
Appropriate lang Conclusions	uage to formulate Methodology, incorporate Results, put forth Arg	gume	ents a	nd d	aw	
Suggested Read	ing					
1. Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books)						
Nodel C	urriculum of Engineering & Technology PG Courses [volume-I]		++ - D.			
2. Day K (2006) How to Write and Publish a Scientific Paper, Cambridge University Press Highman N (1908) Handbook of Writing for the Mathematical Sciences, SIAM						
Highman	i'shook	173191	•			
4. Adrian V Heidelbe	Vallwork , English for Writing Research Papers, Springer New Yor rg London, 2011	k Do	ordree	cht		



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	DISASTER MANAGEMENT	L	T	P	C	
21DAC101b		2	0	0	0	
	Semester			1		
Course Objectiv	ves: This course will enable students:					
<ul> <li>Learn to and hum</li> <li>Critically Multiple</li> </ul>	demonstrate critical understanding of key concepts in anitarian response. / evaluatedisasterriskreduction and humanitarian response pol perspectives.	disas	ter risk 1 practic	reductice from	on	
Developa of disaster	anunderstandingofstandardsofhumanitarianresponseandpractiers and conflict situations	calrelev	vanceins	specific	types	
Critically     programmer	understandthestrengthsandweaknessesofdisastermanagement ming in different countries, particularly their home country or	approation the contract	ches,pla untries (	anninga they wo	nd vrk in	
UNIT - I						
Disaster:Definit Manmade Disas	ion,FactorsandSignificance;DifferenceBetweenHazardandDis ters: Difference, Nature, Types and Magnitude.	aster;N	aturalar	nd		
<b>Disaster Prone</b> Study of Seismi to Cyclonic an Epidemics	Areas in India: c Zones; Areas Prone to Floods and Droughts, Landslides ar d Coastal Hazards with Special Reference to Tsunami; P	nd Aval ost- Di	anches;	Areas Disease	Prone s and	
Repercussions	of Disasters and Hazards.					
Economic Dam Earthquakes,Vo Man-made disas Disease and Epi	age, Loss of Human and Animal Life, Destruction of Ecoloanisms, Cyclones, Tsunamis, Floods, Droughts and Famines, Laster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Sliv demics, War and Conflicts.	osystem ndslide cks and	n. Natur s and l Spills,	ral Disa Avalaı Outbrea	isters: iches, aks of	
UNIT - III						
Disaster Prepa	redness and Management:					
Preparedness: Application of Governmental a	Monitoring of Phenomena Triggering ADisasteror Haz Remote Sensing, Data from Meteorological and Other A nd Community Preparedness.	ard; E Agencie	valuatio es, Mec	on of lia Re	Risk: ports:	
UNIT - IV						
Risk Assessmer	nt Disaster Risk:					
Concept and Elements, Disaster Risk Reduction, Global and National Disaster Risk Situation. TechniquesofRiskAssessment,GlobalCo-OperationinRiskAssessmentand Warning, People's Participation in Risk Assessment. Strategies for Survival.						
UNIT - V						
Disaster Mitiga	ition:					
Meaning,Conce	ptandStrategiesofDisasterMitigation,EmergingTrendsInMitigation	ation.St	ructural			
Mitigationand N	Ion-Structural Mitigation, Programs of Disaster Mitigation in	India.				
Suggested Read	ing					



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

- $1. \hspace{0.1in} R. Nishith, SinghAK, ``Disaster Management in India: Perspectives, is sues and strategies$
- "New Royal book Company..Sahni,PardeepEt.Al.(Eds.),"DisasterMitigationExperiencesAndReflections",PrenticeHa Il OfIndia, New Delhi.
- 3. GoelS.L.,DisasterAdministrationAndManagementTextAndCaseStudies",Deep&Deep Publication Pvt. Ltd., New Delhi



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	SANSKRIT	FOR TECHNICAL KNOWLEDG	ΈE	L	Т	Р	С	
21DAC101c				2	0	0	0	
		Sen	nester		]	[		
Course Objecti	<b>ves:</b> This course v	vill enable students:						
• To get a working knowledge in illustrious Sanskrit, the scientific language in the world								
• Learnin	g of Sanskrit to in	prove brain functioning						
• Learnin	gofSanskrittodeve	lopthelogicinmathematics, science&c	othersub	jects ei	hancin	g the		
memory	y power							
• The eng	ineering scholars	equipped with Sanskrit will be able t	to explo	re the h	nuge			
Knowle	dge from ancientl	iterature						
Course Outcon	nes (CO): Student	will be able to						
<ul> <li>Underst</li> </ul>	anding basic Sans	krit language						
<ul> <li>Ancient</li> </ul>	Sanskrit literature	e about science &technology can be u	understo	bod				
Being a	logical language	will help to develop logic in students						
UNIT - I								
Alphabets in Sa	anskrit,							
UNIT - II								
Past/Present/Fut	ure Tense, Simple	Sentences						
UNIT - III								
Order, Introduct	ion of roots							
UNIT - IV								
Technical infor	mation about San	skrit Literature						
UNIT - V								
Technical conc	epts of Engineerir	g-Electrical, Mechanical, Architectur	re, Matl	nematic	S			
Suggested Read	ling							
1."Abhyaspust	akam" –Dr.Vish	was, Sanskrit-Bharti Publication,	New D	Delhi				
2."Teach You	2."Teach Yourself Sanskrit" Prathama Deeksha- VempatiKutumbshastri, RashtriyaSanskri						nskrit	
Sansthanam, N	ew Delhi Public	ation						
3."India's Glor	ious ScientificT	radition" Suresh Soni, Ocean boo	ks (P) l	Ltd.,Ne	ew Dell	ni		



#### **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

**COURSE STRUCTURE & SYLLABI** 

# AUDIT COURSE-II



#### **M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS**

# **COURSE STRUCTURE & SYLLABI**

Course Code	PEDAGOGY STUDIES	L	T	P	C
21DAC201a		2	0	0	0
	Semest	r		II	
Course Objecti	<b>ves:</b> This course will enable students:				
Review	existingevidenceonthereviewtopictoinformprogrammedesig	nandpol	icy maki	ng	
• Identify	critical evidence gaps to guide the development				
Course Outcor	as (CO): Student will be able to				
Students will be	able to understand:				
Whatpe	dagogical practices are being used by teachers informal and info	malclas	srooms ii	ı develo	ping
countrie	s?				1 0
• What is	the evidence on the effectiveness of these pedagogical pra-	tices, in	what		
conditio	ons, and with what population of learners?				
Howcar	nteachereducation(curriculumandpracticum)andtheschoolcu	rriculum	and guid	lance	
materia.	s best support effective pedagogy?	[			
		1.0	( 1.6		1 1
Introduction a	Theories of control of the control o	d, Conce Ioncontu	eptual fra	ume wor	k and
questions Ove	rview of methodology and Searching	lonceptu	amamev	VOIK, KES	search
questions. Ove	view of methodology and Searching.				
UNIT - II					
<b>Thematic ove</b> classrooms in c	erview: Pedagogical practices are being used by teach developing countries. Curriculum, Teacher education.	ers in f	ormal a	nd inf	ormal
UNIT - III					
Evidence on the	neeffective ness of pedagogical practices, Methodology for the interpret of the second seco	depthsta	ge:qualit	y assess	men t
of included stu	idies. How can teacher education (curriculumandpracticu	n) andth	escho cu	urriculu	n and
guidance mater	factive pedagogical prostices. Dedagogic theory of change. St	rength a	id nature	of th bo	ody of obers?
attitudes and b	eliefs and Pedagogic strategies	gogical	approact	les. Tea	chers
attrades and b	eners and redugogie strategies.				
UNIT - IV					
Professional d	evelopment: alignment with classroom practices and follow	/-up sup	port, Pee	r suppor	t,
Support from t	he head				
teacherandthec	ommunity.Curriculumandassessment,Barrierstolearning:lin	itedreso	urcesand	large cl	ass
sizes					
UNIT - V					
Researchgaps	andfuturedirections:Researchdesign,Contexts,Pedagogy,1	eachered	lucation,		
Curriculum and	a assessment, Dissemination and research impact.				
Suggested Rea	ling				
1 Ackers	HardmanF(2001)ClassroominteractioninKenvanprimaryse	hools Co	ompare		
31 (2): 2	245-261.		pure,		
2. Agrawa	lM(2004)Curricularreforminschools:Theimportanceofevalu	ation,Jo	urnalof		

2. AgrawalM(2004)Curricularreforminschools:Theimportanceofevaluation,Journalof



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

- 3. Curriculum Studies, 36 (3): 361-379.
- 4. AkyeampongK(2003) Teacher training in Ghana does it count? Multi-site teachereducation research project (MUSTER) country report 1. London: DFID.
- 5. Akyeampong K, LussierK, PryorJ, Westbrook J (2013)Improving teaching and learning of basic maths and reading in Africa: Does teacherpreparation count?International Journal Educational Development, 33 (3): 272–282.
- 6. Alexander RJ(2001) Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell.
  - Chavan M (2003)ReadIndia: A mass scale, rapid, 'learning to read'campaign.
- 7. www.pratham.org/images/resource%20working%20paper%202.pdf.



#### M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	STI			L	Т	Р	С
21DAC201b	511	KESSIVIAINAGEIVIEN I	I BI YUGA	2	0	0	0
			Semester	•	]	I	
Course Objecti	ives: This cours	se will enable students:					
To achie	eve overall hea	lth of body and mind					
To over	come stres	,					
Course Outcon	nes (CO): Stud	ent will be able to					
Develop	b healthy mind	in a healthy body thus i	mproving social healt	h also			
Improve	e efficiency	5 5	1 0				
UNIT - I	•						
Definitions of 1	Fight parts of y	og (Ashtanga)					
UNIT - II	Eight purts of y	og.(rishtungu)					
Yam and Niya	m.						
UNIT - III							
Do`sand Don't	'sin life.						
i) Ahinsa, satya	,astheya,bramh	acharyaand aparigrahai	i)				
Snaucha, santos	sn,tapa,swadnya	iy,ishwarpranidhan					
Asan and Prana	ayam						
	accord their he	nofitationmind Pubady					
i) variousyogpo	osesanu mente	abri mas and its offects	Truess of an an array				
11)Regularizatio	onorbreatningte	configues and its effects	- I ypes ofpranayam				
1 Vogio Acerca	ing for Croup Tori	ning Dort I'' Ionordon	SwamiVagahhyasiMa	ndal Nac			
2 "Rajavogaor	conquering the	ning-rait-i Janafuan S ne Internal Nature" l	ov Swami Vivekanar	ida Adv	ypui vaita		
Ashrama (Publi	cation Departm	ent) Kolkata	by Swann ViveKanar	iua, Au	ana		
rismania (i don	cation Departm	ione, nonata					



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

<b>Course Code</b>	PERSONALITY DEVELOPMENT THROUGHLI	FE	L	Т	Р	С			
21DAC201c	ENLIGHTENMENTSKILLS		2	0	0	0			
	Seme	ster		I	I				
Course Objecti	Course Objectives: This course will enable students:								
To learn	• To learn to achieve the highest goal happily								
• To become a person with stable mind, pleasing personality and determination									
To awaken wisdom in students									
Course Outcon	nes (CO): Student will be able to								
Studyof	Shrimad-Bhagwad-Geetawillhelpthestudentindeveloping	hispe	ersonali	tyand a	chieve				
the high	lest goal in life								
• The per	son who has studied Geetawillead the nation and manking	id to	peace a	nd pros	perity				
Study o	t Neetishatakam will help in developing versatile persona	ulity o	of stude	nts					
UNII - I									
Neetisatakam-	Holistic development of personality								
Verses-19,	20,21,22(wisdom)								
Verses-29,	31,32(pride &heroism)								
Verses-26,	28,63,65(virtue)								
UNIT - II									
Neetisatakam-	Holistic development of personality								
Verses-52,	53,59(dont's)								
Verses-71,	73,75,78(do's)								
UNIT - III									
Approach to da	ay to day work and duties.								
ShrimadBl	nagwadGeeta:Chapter2-Verses41,47,48,								
Chapter3-V	Verses13,21,27,35,Chapter6-Verses5,13,17,23,35,								
Chapter18-	Verses45,46,48.								
UNIT - IV									
Statements of b	basic knowledge.								
ShrimadBl	nagwadGeeta:Chapter2-Verses 56,62,68								
Chapter12	-Verses13,14,15,16,17,18								
Personality	v of Rolemodel. Shrimad Bhagwad Geeta:								
UNIT - V									
Chapter2-V	Verses 17, Chapter 3-Verses 36, 37, 42,								
Chapter4-V	Verses18,38,39								
Chapter18-	Chapter18– Verses37,38,63								
Suggested Read	ling								
1."SrimadBhaga	avadGita"by Swami Swarupananda Advaita Ashram (Public	ation	Departr	nent),					
Kolkata			• •						
2.Bhartrihari's I	nree Satakam (Niti-sringar-vairagya) by P.Gopinath, F New Delbi	cashti	nyaSan	skrit					
Sansthanam,	New Delhi.								



M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

**COURSE STRUCTURE & SYLLABI** 

# OPEN ELECTIVE



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	INDUCTDIAL CAEFTY	т	т	D		C	
	Urse Code INDUSTRIAL SAFETY		1	1			
21D0E301b	ADDE301b		U	0		3	
	Semester III						
Course Objective	es:						
To know	about Industrial safety programs and toxicology, Industrial laws, reg	gulat	ions	and s	our	ce	
models							
• To unders	stand about fire and explosion, preventive methods, relief and its sizi	ng n	netho	ods			
To analys	e industrial hazards and its risk assessment.						
Course Outcome	s (CO): Student will be able to						
To list ou	t important legislations related to health, Safety and Environment.						
To list ou	t requirements mentioned in factories act for the prevention of accide	ents.					
To unders	stand the health and welfare provisions given in factories act.						
UNIT - I		Lee	cture	Hrs:			
Industrial safety:	Accident, causes, types, results and control, mechanical and electron	ctric	al ha	zards	, ty	ypes,	
causes and preven	ntive steps/procedure, describe salient points of factories act 1948	for	healt	h and	l sa	fety,	
wash rooms, drin	king water layouts, light, cleanliness, fire, guarding, pressure ves	sels,	etc,	Safe	ty c	color	
codes. Fire prever	ntion and firefighting, equipment and methods.						
UNIT - II		Lee	cture	Hrs:			
Fundamentals of	maintenance engineering: Definition and aim of maintenance eng	inee	ing,	Prim	ary	and	
secondary function	ons and responsibility of maintenance department, Types of ma	inter	ance	, Ty	pes	and	
applications of to	ools used for maintenance, Maintenance cost & its relation with r	epla	ceme	ent ec	onc	omy,	
Service life of equ	ipment.	•					
UNIT - III		Lee	cture	Hrs:			
Wear and Corrosi	on and their prevention: Wear- types, causes, effects, wear reductio	n me	ethod	s, lub	orica	ants-	
types and application	ations, Lubrication methods, general sketch, working and applica	tions	i.	Ścrev	w d	lown	
grease cup, ii. Pre	essure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v.	Wic	k fee	d lub	rica	ation	
vi. Side feed lub	rication, vii. Ring lubrication, Definition, principle and factors af	fecti	ng tl	he co	rro	sion.	
Types of corrosion	n, corrosion prevention methods.		U				
UNIT - IV		Lee	cture	Hrs:			
Fault tracing: Fau	It tracing-concept and importance, decision treeconcept, need and	appli	catic	ons, se	equ	ence	
of fault finding activities, show as decision tree, draw decision tree for problems in machine tools							
hydraulic, pneumatic, automotive, thermal and electrical equipment's like. I. Any one machine tool, ii						l, ii.	
Pump iii, Air compressor, iv. Internal combustion engine, v. Boiler, vi. Electrical motors. Types of faults in							
machine tools and their general causes.							
UNIT - V	0	Leo	ture	Hrs:			
Periodic and preventive maintenance: Periodic inspection-concept and need, degreasing, cleaning and							
repairing schemes, overhauling of mechanical components, overhauling of electrical motor, common							
troubles and remedies of electric motor, repair complexities and its use, definition, need, steps and							
advantages of preventive maintenance. Steps/procedure for periodic and preventive maintenance of: I.							
Machine tools, ii. Pumps, iii. Air compressors, iv. Diesel generating (DG) sets, Program and schedule of							
preventive maintenance of mechanical and electrical equipment, advantages of preventive maintenance.							
Repair cycle concept and importance							
Textbooks:							
1. Maintenance Engineering Handbook, Higgins & Morrow, Da Information Services.							
2. Maintenance E	ngineering, H. P. Garg, S. Chand and Company						
Reference Dooks:       1     Dump hydropylic Compressors Audole Mecrowy Hill Dublication							
1. Pump-hydraulic Compressors, Audels, Mcgrew Hill Publication.							
2. Foundation Engineering Handbook, Winterkorn, Hans, Chapman & Hall London.							



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code BUSINESS ANALYTICS		L	Т	Р		C
21DOE301c	21DOE301c		0	0		3
	Semester	-	_	III		
<b>Course Objectives</b>						
• The main o	bjective of this course is to give the student a comprehensive under	rsta	ndin	g of		
business an	alytics methods.			-		
<b>Course Outcomes</b>	(CO): Student will be able to					
<ul> <li>Students with</li> </ul>	Students will demonstrate knowledge of data analytics.					
<ul> <li>Students with</li> </ul>	ill demonstrate the ability of think critically in making decisions ba	sed	on			
data and de	ep analytics.					
<ul> <li>Students with</li> </ul>	ill demonstrate the ability to use technical skills in predicative and					
prescriptive	e modeling to support business decision-making.					
Students with the second	ill demonstrate the ability to translate data into clear, actionable ins	igh	s.			
UNIT - I		Le	cture	e Hrs:		
Business Analysis:	Overview of Business Analysis, Overview of Requirements, R	ole	of t	he Bu	ısin	ess
Analyst.						
Stakeholders: the pr	roject team, management, and the front line, Handling Stakeholder	Co	nflic	is.		
UNIT - II		Le	cture	e Hrs:		
Life Cycles: Syster	ns Development Life Cycles, Project Life Cycles, Product Life (	Cyc	les, 1	Requi	rem	ent
Life Cycles.						
UNIT - III		Le	cture	e Hrs:		
Forming Requirem	nents: Overview of Requirements, Attributes of Good Requ	iren	nents	, Ty	pes	of
Requirements, Requ	uirement Sources, Gathering Requirements from Stakeholders, Con	mm	on R	equire	eme	ents
Documents.Transfo	rming Requirements: Stakeholder Needs Analysis, Decon	npos	sitio	ı Ar	aly	sis,
Additive/Subtractiv	e Analysis, Gap Analysis, Notations (UML & BPMN), Flow	cha	rts,	Swim	ı La	ane
Flowcharts, Entity-Relationship Diagrams, State-Transition Diagrams, Data Flow Diagrams, Use Case						
Modeling, Business	Process Modeling					
UNIT - IV		Le	cture	e Hrs:		
Finalizing Requirements: Presenting Requirements, Socializing Requirements and Gaining Acceptance,						
Prioritizing Requirements. Managing Requirements Assets: Change Control, Requirements Tools						
UNIT - V		Le	cture	e Hrs:		
Recent Trands in:	Embedded and colleborative business intelligence, Visual of	lata	rec	overy	, D	Data
Storytelling and Data Journalism.						
Textbooks:						
1. Business Analysis by James Cadle et al.						
2. Project Management: The Managerial Process by Erik Larson and, Clifford Gray						
Reference Books:						
1. Business analytics Principles, Concepts, and Applications by Marc J. Schniederjans, Dara G. Schniederians, Christopher M. Starkey, Pearson FT Press						
2. Business Analytics by James Evans, persons Education.						



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

Course Code	Course Code WASTE TO ENERGY		T	P	С		
21DOE301e	1DOE301e		0	0	3		
	Semester III						
Course Objective	28:						
• Introduce energy.	and explain energy from waste, classification and devices to	con	vert	wast	te to		
• To impart	knowledge on biomass pyrolysis gasification combustion and co	nver	sion	nroce	286		
• To impart knowledge on biomass pyrorysis, gasification, combustion and conversion process.							
• 10 educat	es energy programme in India	then	Clas	SILIC	mon		
Course Outcome	s (CO): Student will be able to						
• To know	about overview of Energy to waste, and classification of waste						
To know     To acquir	e knowledge on bio mass pyrolysis, gasification, combustion and	conv	ersio	n pro	ocess		
in detail.				p			
• To gain l	knowledge on properties of biogas, biomass resources and progr	amn	nes t	o cor	ivert		
waste to e	nergy in India.						
UNIT - I		Lec	ture	Hrs:	10		
Introduction to E	nergy from Waste: Classification of waste as fuel - Agro base	ed, F	Fores	t resi	due,		
Industrial waste -	MSW – Conversion devices – Incinerators, gasifiers, digestors						
UNIT - II		Lec	ture	Hrs:1	10		
Biomass Pyrolysi	s: Pyrolysis – Types, slow fast – Manufacture of charcoal –	Meth	nods	- Yi	elds		
and application –	Manufacture of pyrolytic oils and gases, yields and applications.						
UNIT - III		Lec	ture	Hrs:1	12		
Biomass Gasifica	tion: Gasifiers - Fixed bed system - Downdraft and updraft gas	sifier	s – ]	Fluid	ized		
bed gasifiers – De	sign, construction and operation – Gasifier burner arrangement fo	or the	rmal	hea	ting		
– Gasifier engir	ie arrangement and electrical power – Equilibrium and kii	netic	cons	sidera	tion		
In gasiner operation	0n	Lac	turo	Urail	12		
Diomage Combus	tion: Diamass stayes Improved shullabs types some evotic d			HIS:	had		
Biomass Combustion: Biomass stoves – Improved chullahs, types, some exotic designs, Fixed bed							
operation - Operation	tion of all the above biomass combustors	, coi	istiuv	211011	anu		
UNIT - V		Lec	ture	Hrs:	0		
Biogas: Propertie	s of biogas (Calorific value and composition) - Biogas plan	t te	chno	logy	and		
status - Bio energy system - Design and constructional features - Biomass resources and their							
classification -							
Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass							
gasification- pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of							
biogas Plants –	Applications - Alcohol production from biomass - Bio die	esel	prod	luctio	n -		
Urban waste to energy conversion - Biomass energy programme in India.							
1 Non Conventional Energy Dessi Ashalt V. Wiley Eastern 144, 2019							
1. Non Conventional Energy, Desai, Asnok v., Wiley Eastern Ltd., 2018							
2. Diogas recimology - A Practical Hand Book - Knandelwal, K. C. and Mandi, S. S., IMH, 2017							
Reference Books							
1. Food, Fee	d and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt.	Ltd.	199	1.			
2. Biomass	Conversion and Technology, C. Y. WereKo-Brobby and E. B. I	Haga	n. Jo	hn V	Vilev		



# M.TECH. IN DIGITAL SYSTEMS & COMPUTER ELECTRONICS

#### **COURSE STRUCTURE & SYLLABI**

& Sons, 1996

	Online	Learning	<b>Resources:</b>
--	--------	----------	-------------------

https://nptel.ac.in/noc/courses/noc19/SEM1/noc19-ch13/ https://www.youtube.com/watch?v=x2KmjbCvKTk